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ABSTRACT 
A s imu 1 at ion of an a 1 ternate imp 1 ementat ion of a redundant 
busing network based on the Teradata Ynet architecture is 
presented. An overview of the Teradata DBC/1012 data base 
parallel processing computer including the Ynet, an active logic 
busing network, is given. Other multi processor busing networks 
are examined and compared to the standard Ynet and the alternate 
Ynet. 
In the standard Ynet system, two networks, called Ynets, 
process message packets concurrently. When one of the Ynet paths 
fails, the system is reset. The remaining Ynet path restarts 
using the previously interrupted packets and processing continues 
without the aid of the failed Ynet. In the implementation 
presented here, the two busing networks process the message 
packets in parallel. Now, when one of the Ynet paths fails, the 
other continues processing the packets without interruption. This 
implementation can be referred to as a parallel Ynet. 
The advantages and disadvantages of the parallel Ynet are 
discussed and suggestions for further research are given. 
Listings and sample outputs are included in the appendices. 
ACKNOWLEDGEMENTS 
I wish to thank my committee chairman, Or. Harley Myler, and 
my committee members, Or. Christian Bauer, Or. George 
Papadourakis, and Dr. Kathryn Kinsley. Each of them offered 
advice and encouragement throughout this endeavor. 
In addition, I wish to thank my parents. Without their 
support, I would not have been able to reach my goal of an M.S. 
degree in Computer Engineering. 
iii 
TABLE OF CONTENTS 
LIST OF FIGURES .. 
Chapter 
I. INTRODUCTION 
I I. 
I I I. 
IV. 
OVERVIEW OF THE STANDARD YNET IMPLEMENTATION 
Host Computer . . . . . . . . 
I FP . . . . . 
YNET • • • • . . • • . • . • . . • • • . • • . 
AMPs . . . . . . 
DSU s . . . . . . . . . . . . 
Redundant Data Storage . . . . . 
Discussion .......... . 
A SURVEY OF SIMD MULTISTAGE INTERCONNECTION NETWORKS 
THE 
Star an . . . . . . . . 
Indirect Binary N-Cube 
Omega . . . . . . . . 
Augmented Data Manipulator . . .. . 
Comparison of Networks ............. . 
Fault-Tolerant Multistage Interconnection 
Networks (MIN) . . . . . . . . . . . . . . . 
Extra Stage Cube Network ( ESC) . . . . 
F-Network . . . . . . . . . . . . . . . . . . 
Augmented Shuffle-Exchange Network (ASEN) 
Enhanced Inverse Augmented Data 
Manipulator (!ADM) ....... . 
Comparison of Fault-Tolerant MINs 
PARALLEL YNET . . . . . . . . 
Control Program . . . . . . . . 
Data . . . . . . . . . 
System Calls .... 
Named Pipes or FIFOs 
Messages . . . . . . 
Message Processing ...... . 
First and Second Level Node Programs . . . . . 
State 0 . . . . . . . . . . . 
State-r . . . . . . 
State-2 . . . . . . 
State-3 . . . . . . 
Top Level . . . . . . . . . . . . . 
Sample Output: Without Interrupt 
Samp 1 e Output: With Interrupt . . . . . . . 
iv 
vi 
1 
6 
6 
6 
8 
16 
16 
17 
18 
19 
20 
22 
22 
22 
26 
27 
28 
28 
31 
33 
33 
37 
39 
39 
42 
42 
44 
46 
49 
51 
55 
55 
55 
56 
57 
60 
v. CONCLUSION.S 
Appendices 
A. FLOWCHARTS ..... 
Control Program 
Node Program . . 
B. C PROGRAM LISTINGS 
SCAN •. 
CONTROL 
IA NOOE! . 
IA-NOOE2 . 
IB-NOOEl . 
IBNOOE2 . 
IIA NOOEl 
I IB-NOOEl 
TOP-A . . 
TOP-B 
C. SAMPLE OUTPUT WITHOUT INTERRUPT . 
0. SAMPLE OUTPUT WITH INTERRUPT .. 
E. LETTER OF CONSENT FOR TERADATA 
MATERIALS REPRODUCTION . . . . . 
REFERENCES 
v 
. . . . . .: . 
. . , • . . . . . 
61 
65 
66 
67 
68 
69 
74 
83 
91 
100 
108 
118 
126 
135 
138 
142 
170 
191 
193 
LIST OF FIGURES 
1. Basic DBC/1012 Configuration 
2. DBC/1012 Hardware Configuration . 
3. Basic Ynet Configuration 
4. Active Logic Nodes 
5. Multi-Level Network Configuration 
6. Staran Network 
7. Perfect Shuffle . 
8. Omega Network ... 
9. Data Manipulator Network 
10. Extra Stage Cube Network 
11. The F-Network 
12. a. Switch . . . . . . ..... 
b. Augmented Shuffle Exchange Network 
13. Enhanced Inverse ADM Network with Half Links 
14. Configuration of Parallel Ynet 
15. Control Bit Sequence 
16. State Diagram 
vi 
7 
9 
11 
13 
15 
21 
23 
24 
25 
29 
30 
32 
32 
34 
38 
41 
52 
CHAPTER I 
INTRODUCTION 
In the 1960s, corporations started converting their 
information (data from corporate planning, accounting, personnel, 
inventory, marketing, research and development, manufacturing) to 
computer-based data systems. As this data increased in 
sophistication, new software was developed to implement data based 
management systems (DBMS). 
Despite advances which have been made, problems still exist 
with software DBMS. These problems include (Teradata Corporation 
1986): 
1. Excessive overhead 
2. Limited performance and slow response time due to 
number of users 
3. Vulnerability to hardware and software failures 
4. Difficulty in maintaining and modifying programs 
and databases 
5. Limited accessibility to data 
The need for better implementations of data base systems led 
to the development of dataflow ·machines. Arthur Veen (1986) 
defines a dataflow machine to be: 
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"Al 1 programmable computers of which the hardware is 
optimized for fine-grain data-driven parallel 
computation. Fine-grain means that the processes that 
run in parallel are approximately of the size of a 
conventional machine code instruction. Data driven 
means that the activation of a process is solely 
determined by the availability of its input data. 11 
The Teradata DBC/1012 computer is one example of a data flow 
machine. It offers expanded capabilities over the software 
so 1 ut i ans av a i 1ab1 e, ease of use, increased performance d.ue to 
microprocessor technology and parallel processing, and reliability 
and availability due to built-in fault tolerance features. 
One fault tolerance feature is invulnerability to single 
point failures in hardware. The Teradata machine accomplishes 
this through redundant components. A typical system might include 
the host computer, two IFPs (Interface Processors), four or more 
AMPs (Access Module Processors), four or more DSUs (Data Storage 
Units), and two Ynets (active logic busing network). 
A program was written to demonstrate what would occur if a 
DBMS architecture component failed for any reason. This program, 
entitled SCAN, performs the same functions as the UNIX MORE 
process, but SCAN provides additional options. The MORE process 
allows for controlled viewing of files through forward paging; 
SCAN offers back~ard paging as well as forward paging. 
In a para 11e1 processing computer, the idea 1 situation is 
that the user not be a.ware of failure in the system, should it 
occur. Because of redundancy built into the system, processing 
should continue seemingly uninterrupted. 
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In the SCAN program (see program listing, Appendix B), the 
parent process may be seen as the host computer or main power 
supply. The parent process prov ides the contra l function. This 
process creates a child process that performs manipulation on the 
data as would be performed by the combined functioning of the DBMS 
hardware components. When the child is killed, simulating for 
example an IFP or Ynet or AMP failure in the Teradata machine, the 
parent creates another child process which continues to process 
the data at that point where the killed process was stopped. For 
demonstration purposes, the program sends a message to the screen 
that the child process has died. Redundant hardware components 
are utilized in a similar way. As the user would be unaware that 
one process had taken over for another process, likewise, the user 
would not be aware that hardware had taken over for inoperative 
hardware. 
When the child is killed, simulating a single point failure, 
control is passed back to the parent program, simulating the host 
computer or main power supply, and the parent generates another 
child to replace the lost child. As one child is killed, another 
child is always created to replace the lost process, until the 
process is exited normally. For the simulation, the child process 
may be killed by a console system command. 
The SCAN program led to the current simulation that is based 
on the Ynet itself. The simulation developed is an alternate 
implementation of a redundant busing network based on the Ynet 
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architecture of the Teradata DBC/1012 computer. This "parallel 
Ynet" is simulated using C programs running under UNIX. Some 
modifications were made to simplify the model for implementation 
purposes. 
In the Teradata machine, Ynets operate concurrently to share 
the communication between the system processing components (I FPs 
and AMPs) . When one of the Ynets goes down for any reason, the 
complete system shuts down, is reset, and processing is then 
continued from the beginning of that packet (or packets) that was 
being processed at the time of the interrupt. 
In the parallel Ynet presented here, the simulation 
demonstrates the aper at ion of both Ynets war king in para 11e1 . 
Each Ynet processes the same information packets at the same time. 
when one of the Ynets fails, however, the other Ynet continues to 
process the current packet and proceeding packets without any 
interrupt to the system. The reset is not needed in the parallel 
Ynet. 
Both the standard Ynet and the parallel Ynet offer protection 
against single point failure. However, the parallel Ynet offers 
an advantage that the standard Ynet does not. In the standard 
Ynet, the system must be reset and. interrupted packets recovered 
if a single point failure occurs in the Ynet. In the parallel 
Ynet, since the system does not need resetting when a single point 
failure occurs in the Ynet, processing continues without interrupt 
or delay. For some installations, a parallel Ynet implementation 
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would be preferred to the standard Ynet implementation. 
Advantages and disadvantages of both will be addressed in Chapter 
v. 
CHAPTER II 
OVERVIEW OF THE STANDARD YNET IMPLEMENTATION 
The standard Ynet is implemented in the Teradata DBC/1012 
Data Base Computer. Figure 1 represents the basic configuration 
of the data base computer under consideration. 
Host Computer 
At the top of the scheme is the host computer. The host 
system corrunun i cation interface ( HSC I) resides in the host 
computer. It consists of a small library of service routines and 
an interface program. This software contra 1 s the sess i ans with 
the DBC/1012 allowing the users to corrmunicate in interactive, 
batch, and on-line modes. 
IFP 
The interface processors ( IFPs) are directly 1 inked to the 
host. The IFPs manage the traffic between the host computer and 
the DBC/1012. IFPs translate requests from a host into internal 
commands, forward the corrrnands over the Ynet to the AMPs, and 
coordinate the responses as they return over the Ynet from the 
AMPs. At least two IFPs are normally assigned to each host in 
order to achieve redundancy and fail-safe operation. 
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Figure 1. Basic DBC/1012 Configuration (Teradata 1986). 
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Except for differences in interfaces, I FPs and AMPs use the 
same basic circuit boards (see Figure 2). This consists of the 
following: 
1. Processor board 
Central Processing Unit (CPU) 
Numeric Processing Unit (NPU) 
I/O Processor (IOP) 
2. Memory board 
Cache 
Random Access Memory (RAM) 
Erasable Programmable Read-only Memory (EPROM) 
3. Ynet A board (Ynet A interface processor) 
4. Ynet B board (Ynet B interface processor) 
YNET 
The Ynet is considered the heart of this particular data base 
system (see Figure 3 for its basic configuration). The Ynet is so 
named because in its pi ct or i a 1 representation it 1 ooks 1 i ke an 
upside down Y. It is an independent, intelligent bus that 
interconnects al 1 IFPs and AMPs (access module processor). The 
Ynet is i nte 11 i gent in that it is a redundant array of active 
logic. 
The Ynet provides a switching mechanism for the system, 
passing messages to and from processor modules. Processors are 
interconnected through a hierarchial network of nodes. The basic 
configuration (Figure 3) consists of seven nodes connected to the 
Ynet interfaces of eight . processor modules. 
Requests from an IFP travel up the node hierarchy and then 
down toward a single AMP or fan out to several AMPs. Contention 
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Figure 2. DBC/1012 Hardware Configuration (Teradata 1986). 
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Figure 3. Basic Ynet Configuration (Teradata 1986). 
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logic (for sorting) is applied in the upward or returning path. In 
the downward path, the nodes operate in simple broadcast mode. 
All corrmunication within the Ynet is synchronous because all nodes 
in a Ynet operate from a common clock. 
Requests are sent over the Ynet in the form of message 
blocks. Blocks contain control fields that carry information 
about the type of b 1 o ck and i ts des t i n at i on . Th i s i n farm at ion 
enables the Ynet to direct the blocks to the right processor. As 
data is returned from the AMPs, it is merged across the Ynet 
lattice to the originating IFP and is automatically sorted into 
the sequence specified by the request. In other words, the Ynet 
acts as an ultra-high-speed sort/merge processor. 
Figure 4 is a block diagram showing details of one node in 
the Ynet. A, B, and C ports each have ten input data lines (AI, 
BI, CI) and ten output data 1 ines (AO, BO, CO). A single 
collision line is used at each port along with upstream and 
downstream clock lines. The data lines from the A and B ports are 
applied to a multiplexer 60 which switches the · priority word of 
two competing words, or the corrrnon word (if both are alike) to an 
up register 62 connected to the upstream port C as the CO signal. 
Concurrently, the downstream data received at the C port from a 
higher tier node is shifted into and out of a down register 64 
appearing as output at both of the A and B ports. Words for one 
particular block are advanced in unbroken sequence through the up 
register 62 and down register 64 under contra 1 of the word and 
byte clock (86 clock controls). 
64 
DOWN 
REGISTER 
UP 
REGISTER 
IO 
62 
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Figure 4. Active Logic Node. 
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Competing bytes concurrently applied at the A and B ports are 
supplied to first and second parity detectors, 66 and 67, and also 
to a comparator 70 which determines priority on the basis of the 
eight data bits and one control bit. The pair of parity detectors 
(66, 67) and the comparator 70 feed control circuits 72. 
Control circuits 72 include priority message switching 
circuits 74, transitional parity error propagation circuits 76, 
and reset circuits 78. Circuits 74 respond to the comparator 70 
for locking the multiplexer 60 in one state or the other if 
priority is determined, and for generating and propagating the 
downstream collision signals. Circuits 76 force the one-time all 
l's parity error state along the network. Circuits 78 return the 
node to its initial state and include an end of message detector 
80. 
The Ynet provides communication between single processors 
(between an IFP and an AMP), from a single processor to a group of 
processors (from one IFP to all AMPs), from a group of processors 
to a specific processor (from a 11 AMPs to one I FP) , and between 
various processors to synchronize operations on data (AMP to 
AMP) . 
This system incorporates two fully redundant Ynets into ifs 
architecture which operate concurrently to share the 
communications load. Figure 5 illustrates the two Ynet 
configurations. These Ynets are comp 1ete1 y independent of each 
other--this extends to physical partitioning, electrical power, 
Cloclts 
Node Expansion 
Modules 
Node Expansion 
Modules 
Node Modules 
8-Processor 
Clusters 
. 
r. --:- --1 
I I 
I I 
I I 
Net1 
--1 
I 
I 
I 
--1 
I 
I 
I 
Net2 
--1 
.. 
I 
I 
I 
r--
. I 
I· 
I 
Figure 5. Multi-Level tJetwork Configuration (Teradata 1986). 
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internal clocks, and interface logic. Each Ynet serves as backup 
for the other. If one goes down, the other takes over for it. 
Each Ynet is independently connected to each processor (AMPs and 
IFPs) . 
AMPs 
The Access Module Processors (AMP) receive requests that are 
forwarded by the IFPs and perform the require data manipulation. 
The AMPs then send appropriate responses back over the Ynet to the 
IFPs, which return the responses to the host which made the 
request. Data bases are -distributed evenly across the Disk 
Storage Units (DSU) of all AMPs. As a result, workload in the 
AMPs is balanced and data can be processed in parallel. When AMPs 
are added to the system to increase storage capacity, data is 
redistributed across the DSUs. Adding AMPs also increases 
performance. 
DSUs 
DSUs serve as the data storage medium for the system. Each 
DSU contains a portion of the total data stored on the DBC/1012 
Data Base Computer. A second DSU may be attached to each AMP to 
increase storage space. 
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Redundant Data Storage 
The disk space on the DSU can be divided into three areas: 
system area, primary copy area, and fa 11 back copy area. The 
system area stores system programs and tables. The primary copy 
area stores the primary copy of the data; this copy is accessed 
under norma 1 cond it i ans. The fa 11 back copy is stored on another 
AMP within the system. The fallback copy is only accessed when 
the primary copy is unavailable for some reason. 
When a request is made to the system to create a fallback 
copy , that copy i s d i st r i but ed among sever a 1 AMP s not i n c 1 ud i n g 
the AMP that ho 1 ds the primary copy. This di str i but ion ensures 
that , i f an AMP fa i1 s , the data w i 11 st il 1 be av a i 1 ab 1 e on at her 
AMPs. For ex amp 1 e, in the eight AMP system, the primary copy of 
data on AMP 4 cou 1 d be backed by AMPs 1, 2, and 3 and the data 
from AMP 7 by AMPs 5, 6, and 8. In this scheme, either AMP 4 or 
AMP 7 could fail, or both AMPs 4 and 7 could fail simultaneously, 
and all data would still remain available. This scheme is 
utilizing "clustering . 11 AMPs 1 through 4 and 5 through 8 form 
clusters. The system can tolerate more than one AMP failure at a 
time without loss of data as long as two or more failures do not 
occur within the same cluster. 
If a primary AMP is inoperative, a request is sent directly 
to the secondary AMP. When the primary AMP is again operative, it 
gathers from its fallback AMPs and all updates that occurred while 
it was inoperative. The AMP then updates data on its DSU to 
18 
conform with that on fallback DSUs and resumes its role as primary 
AMP. 
Discussion 
The redundancy built into the DBC/1012, combined with 
recovery logic, ensures high dependability within the system. 
This dependability is introduced in the following ways: 
1. Two I FPs are used to service one host. They share the 
work load unless one goes down--in which case the other takes 
over. 
2. Two completely redundant Ynets are each connected to all 
processors. Again, the Ynets share the task of interconnecting 
all the processors until such time that one Ynet should fail. At 
such time, the system is reset and the operating Ynet takes over 
those tasks previously performed by both concurrently. 
3. Up to 1024 processors may be used in a single array 
without excessive delay in transferring messages through the 
network or encountering delays due to interprocessor compet·ition. 
Through fallback copies, high reliance is obtained through the 
AMPs. 
CHAPTER III 
A SURVEY OF SIMD MULTISTAGE INTERCONNECTION NETWORKS 
The Ynet would be considered a multistage SIMD (single 
instruction stream, multiple data stream) interconnection network. 
This chapter offers an overview of other multistage SIMD 
interconnection networks that operate in a synchronous mode. The 
networks examined are Sta ran, Indirect Binary N-Cube, Omega, and 
ADM (Augmented Data Manipulator). These networks were chosen to 
be examined because they are widely accepted and have been 
implemented commercially. Enhanced models of these traditional 
architectures have now been developed to increase 
fault-tolerance. 
Multistage networks are described using three features 
(reference): 
1. Switch box or interchange box: A two-input, two-output 
device used as a basic building block in many multistage 
networks. The four allowed states are: 
a. straight 
b. exchanged 
c. lower broadcast 
d. upper broadcast 
A two-function interchange box may be in either states 1 
or 2. A four-function interchange box may assume any of 
the four states. 
2. Network Topology: Network topology is the actual 
interconnection pattern used to connect a set of N input 
lines to N output lines. 
19 
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3. Control Structure: The control structure of a network 
determines how the states of the interchange boxes will 
be set. Three control structures are used: individual 
stage control, individual box control, and partial stage 
control. Individual stage control uses the same control 
signal to set the state of all the boxes in that stage. 
Individual box control uses separate control signals to 
set the state of each box. Partial stage control uses 
i + 1 control signals to control stage i. 
Each of the networks will be briefly described. 
Star an 
The Staran network consists of n stages of N/2 two-function 
i n t er ch an g e boxes . Figure 6 demonstrates how the i n put 1 in es 
would be connected for eight processors. Those input lines which 
differ in the ith position would be paired in the ith stage of the 
network. So given the processors O through 7, their binary 
representation would be 000 ,010 111. Looking at Figure 6, 
those input lines which differ in bit O would be paired at stage 0 
(0 and 1, 2 and 3, 4 and 5, 6 and 7_). At stage 1, those input 
lines which differ in bit 1 would be paired (0 and 2, 1 and 3, 4 
and 6, 5 and 7) , and 1 i kewi se for stage 2. The network has two 
control mechanisms, the flip control and the shift control. The 
flip control uses an n-bit vector to signal the setting of the 
stages. A 1 indicates the exchange stage; a 0 indicates the 
straight state. A shift control allows shifts of data from input 
x to output x + 2 modulo 2. 
21 
Stage 0 2 
Figure 6. Staran Network (Siegel 1979). 
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Indirect Binary N-Cube 
This network introduced by Pease consists of n stages N/2 
two-function interchange boxes under independent box control. 
Again, the input lines to an interchange box are paired according 
to their binary addresses. The 1 ines only differ in the ith 
position in the ith stage. As in the Staran network, data passes 
through each stage in the logical order (0, 1, 2, etc.). The 
N-Cube network uses individual box control. 
Omega 
This network is based on the "perfect-shuffle interconnection 
pattern." This scheme is represented in Figure 7. As can be 
seen, two halves of a deck of cards, or in this case, data through 
processors, can be perfectly interwoven. There are n identical 
stages in this network, as shown in Figure 8. Each "perfect 
shuffle" is fed into N/2 four-function interchange boxes under 
independent box control. 
Augmented Data Manipulator 
This network, introduced by Feng, consists of n stages 
connecting n cells. The scheme is shown in Figure 9. Each stage 
i s cont r o 11 e d by a pa i r of two s i g n a 1 s . At stage i , c e 11 j i s 
connected to output ce 11 j and to ce 11 s which differs from j in 
only the ith bit. Each cell can get any of the signal H, U, and I 
23 
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Figure 7. Perfect Shuffle (Siegel 1979). 
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Stage 2 0 
Figure 8. Omega Network (Siegel 1979). 
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Figure 9 .· Data Manipulator Network (Siege 1 1979). 
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as illustrated in the figure. The dashed lines are U connections, 
the sol id 1 ines are D connect ions, and the dotted 1 ines are H 
connections. 
Comparison of Networks 
The Staran network and the N-Cube network have the same 
topology. Both use the two-function interchange box. Their 
different control schemes, however, make for differences in 
capabilities. The individual box control used in the N-cube is 
more flexible than the partial stage control used in Staran. As a 
result, the N-Cube can perform all of the connections that Staran 
can, plus some it cannot (for example, connect input 0 to output 1 
and input 2 to output 0) (Siegel 1979). 
The data-flow directions in the Omega and the Staran/N-Cube 
are opposite. The roles of input-output lines in the two networks 
are exchanged. If the interchange boxes of the Omega topologies 
are rearranged without modifying the interchange box 
interconnections, the topology of the Staran/N-Cube is identical 
to that of the Omega. Therefore, one difference between the Omega 
network and the Staran/N-Cube networks is simply the order in 
which the stages are entered. · The second difference is in the 
type of interchange box used. The four-function interchange box 
in the Omega networR allows 11 one-to-many 11 connections. The Staran 
and N-Cube networks, with the two-function interchange boxes, 
offer only one-to-one connections. 
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SIMD programs written to run on the Omega can also run on the 
Staran and N-Cube. With relabeling, the Omega can perform all the 
interconnection of the Staran/N-Cube network. 
The ADM can outperform the Omega. One of the reasons for 
this is the number of one-to-one connections available with the 
ADM network exceeds those available on the Omega. In addition, 
the ADM network can perform functions such as shift, flip, 
shuffle, merge, and sort. 
The four multistage networks examined can be ordered in terms 
of increasing flexibility as follows (Siegel 1979): 
Star an 
Indirect Binary N-Cube 
Omega 
ADM 
It is noted, however, that the greater the increase in 
flexibility, the greater the increase in cost. 
Fault-Tolerant Multistage 
Interconnection Networks (MIN) 
A fault-tolerant MIN is one that continues to function 
re 1 i ab 1 y , for at 1 east some cases , even i f it de v e 1 ops a fa u 1 t y 
component or components (Adams et al. 1987). The networks 
presented here are not meant to be exhaustive, but instead are 
selected to demonstrate alternatives to the Ynet architecture. 
Two networks that have been derived from the Staran/N-Cube 
are the Extra Stage Cube (ESC) and the F-Network (Adams et al. 
1987) . 
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Extra Stage Cube Network (.ESC) 
The ESC is formed from the generalized cube by adding an 
extra stage to the input side of the network and a 1 so to the 
multiplexers and demultiplexers (see Figure 10). Stage n is 
connected the same as stage 0. By enab 1 ing or · di sab 1 i ng stage n 
and 0, interconnections can be controlled. When operating under 
no rm a 1 con d i t i on s , stage n i s d i s ab 1 ed , and stage O i s en ab 1 e d . 
This structure matches that of the genera 1 i zed cube. If a fau 1 t 
is detected, the system is reconfigured. If the fault occurs in 
stage 0, stage 0 is disabled and stage n enabled. If a fault 
occurs in stages n - 1 to 1, both stages n and O will be enabled. 
The enabling of both stages n and 0 provides two separate paths 
between any input and output. One of these paths is assumed to be 
fault-free given any single fault failure. 
F-Network 
The F-Network incorporates the generalized cube into its 
structure. To add fault-tolerance, the F-Network simply adds 
additional links to the generalized cube structure. At each 
stage in the network (with the exception of the output stage), two 
different switches can be chosen to realize the same destination. 
This allows a failure -to be circumvented by choosing the alternate 
path (see Figure llf. 
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Figure 10. Extra Stage Cube Network (Adams et al. 1987). 
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Augmented Shuffle-Exchange Network (ASEN) 
The Augmented Shuffle-Exchange Network (ASEN) derives from 
the Omega network (Kumar and Reddy 1987) . In the Omega network, 
there are subsets of switches in each stage which in turn are 
1 inks in the paths leading to the same subset of destinations. 
These switches in a given stage which lead to the same destination 
subset form a 11 conj u gate subset 11 of s w i t ch es . In each conj u gate 
subset of switches, there are pairs of switches called "conjugate 
pairs of switches. 11 The switches in this pair are connected to 
the identical switches in the next stage. 
These conjugate subsets and conjugate pairs of switches are 
used to build fault-tolerance into the network. Links are added 
to the switches to form loops (see Figure 12a). These vertical 
links, called auxiliary links, are used to connect switches in the 
same stage (see Figure 12b). If a switch is not able to complete 
a connect ion because of a bad switch in the next stage, it can 
reroute that message through the auxiliary link to the next switch 
in the loop. The next switch is then able to connect to another 
switch in the next stage. The heavy lines in Figure 12b show how 
a fault in switch (1,2) can be avoided when input 9 is connected 
to output 4. By using an auxiliary link, any source can be 
connected to any destination if a single faulty switch is 
encountered, provided the faulty switch is not in the initial 
stage or the final stage. If it is in the initial or final stage, 
that source or destination is disconnected from the rest of the 
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33 
network. To achieve fault-tolerance in these stages, each source 
and each destination must be provided with at least one additional 
I/O port. 
Enhanced Inverse Augmented 
Data Manipulator (!ADM) 
The ADM has led to an enhanced !ADM and an enhanced !ADM with 
ha 1 f 1 i n ks ( Ad ams et a 1 . 19 8 7 ) . 
The !ADM has redundant straight links built into each switch. 
When a fault occurs in a link, the second straight link can be 
used. This scheme, while handling faulty links, does not handle 
faulty switches. A second scheme was developed using "half links" 
to handle faulty switches. These half links are added to stages 1 
through n-1 (see Figure 13). By adding half links, single fault 
tolerance is provided to any switch or link because at any switch 
( except those i n the 1 as t stage) a mi n i mum of two 1 i n ks are 
available, leading to two distinct switches in the next stage. 
Comparison of Fault-Tolerant MINs 
To compare the f au 1t-to1 erant MI Ns presented, Extra Stage 
Cube, F-Network, Augmented Shuffle-Exchange, and Enhanced !ADM 
with half links, four factors were considered (Adams et al. 1987): 
Fault model 
Fault-tolerance . method 
Single-fault tolerance 
Multiple-fault tolerance 
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Figure 13. Enhanced Inverse ADM Network with Half Links 
(Adams et al. 1987). 
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Fault mode 1 refers to those faults that can occur in each 
network but will not disable the functioning of the network. The 
fault-tolerance method refers to the method by which the network 
copes with the failures in the network. Single-fault tolerance 
answers the question, "Is the network single-fault tolerant?" 
Multiple-fault tolerance refers to how the network performs when 
faced with multiple faults. 
The fault model for the ESC includes all components. In the 
F-Network, only the interior switches are included in the fault 
model. The augmented shuffle-exchange includes all stages in its 
f au 1 t mode 1 except the f i na 1 stage; the de st i nations are assumed 
to be fault free. In the Enhanced !ADM with half links, an 
interior switch or link may fail. In all four models, when a 
component fails, it is assumed to be unusable. 
All of the networks under consideration use an alternate 
route as the fault-tolerant method. All four networks are 
considered single-fault tolerant. 
Under the category of multiple-fault tolerance, the ESC, 
F-Networ k, and the ASEN are considered "robust. 11 11 A network that 
can tolerate some instances of i faults is robust although not 
i-fault tolerant" (Adams et al. 1987). Several multiple faults 
can be tolerated if the multiple faults do not affect a critical 
combination of switches. For instance, if both switches to which 
a source is connected fail, then the source is disconnected from 
the network. The Enhanced !ADM is considered two-fault tolerant 
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with lookahead. In this case, each switch has the ability to 
determine if one of the next switches or 1 inks in the path has 
failed. If one is faulty, the path is modified to avoid the 
failed component. 
The redundant Ynet, standard and parallel, are alternatives 
to the enhanced networks presented here. 
CHAPTER IV 
THE PARALLEL YNET 
The parallel Ynet is simulated using C programs running under 
the UNIX operating system. To make the system manageable, it was 
decided to limit the simulation to four processors, thereby 
requiring a two-level Ynet. Each Ynet, A and B, has two nodes at 
the first level and one node at the second level. See Figure 14 
for basic configuration. For program flowcharts and listings, see 
Appendices A and B. 
The system has been broken down as follows: 
I. Control Program 
II. First Level Nodes 
A. Ynet A 
1. IA nodel program 
2. IA-node2 program 
B. Ynet ·s 
1. IB nodel program 
2. IB-node2 program 
III. Second Level Nodes 
Ae Ynet A: IIA nodel program 
B. Ynet B: IIB nodel program 
IV. Top Level 
A. Ynet A: Top_A program 
B. Ynet b: Top_B program 
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Control Program 
The Control program has four functions. 
1. The data is read in and the parity bit is set for each 
word of data. 
2. Execution is begun for first level nodes through system 
calls. 
3. Named pipes are created for corrmunication between the 
control program and the first level nodes. 
4. Messages are sent and received for each processor over 
both Ynets until all messages have been processed. 
Data 
The data to be 11 sent" from the four processors is read in 
from a data file and put into a data array defined as follows: 
static struct{ 
char bits 8; 
int bit g; 
int bit-10; 
} data[100][4]; 
The fields correspond to the data that is sent over the ten lines 
used to communicate between nodes in the Ynet. The first eight 
bits are used for the word of data; the ninth bit is a con tro 1 
bit, and the tenth bit is a parity bit. 
The eight-bit word may be either part of the corrmand key or 
one segment of data. Both are contained in the packets sent 
across the Ynet. For purposes of this simulation, the detail~ of 
the command key and data fields are not considered. Lower case 
characters are sufficient to demonstrate how the message packets 
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are processed. This method was adapted from examples given in the 
United States Patent for the Ynet (U.S. Patent 1985). 
The control bit is set either high or low to indicate the 
activity on the Ynet. When the Ynet is idle, ones are generated. 
Thus , a sequence of a 11 one s ( 1 -1 -1 -1 ) i n d i c ate no mes sage i s 
being sent. At the beginning of a new message packet, the control 
bit is set to O; it is set to 1 for the next segment of data. The 
control bit continues to toggle between O and 1 as an indication 
that the message packet is continuing. The end of the message 
packet is signaled by the 0-0 sequence in the control bit. 
Depending on the 1 ength of the packet, a 0-0-0 sequence may be 
necessary. The 0-0 or 0-0-0 sequence is then followed by a series 
of ones until the next packet is stated. See Figure 15. 
For the purposes of this simulation, the control bit was set 
to 2 in the input data to indicate the beginning of a new packet. 
This 2 is changed to O in the control program to conform to the 
logic used by the Ynet. 
After the data is read into the array, the parity bit is set 
for each word to be sent over the Ynet. This is done in the 
process set_par. This process counts the "one" bits in bits one 
through nine, uses the modulus operator to determine if the number 
of ones is odd or even, and then sets the parity bit to 1 if even 
or to O if odd. This parity bit is then used by each node to 
determine if the word was received correctly. If an odd parity 
error is detected, it is an indication that there is noise on the 
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line, and the entire message packet must be resent from the 
processor from which the word originated. 
System Ca 11 s 
Execution is begun for the four programs comprising the first 
level nodes of the two Ynets. These include IA_nodel, IA_node2, 
IB_nodel, and 18 node2. The syntax is: 
system ("nice --10 IA nodel &"); 
The nice command is used to assign a higher priority to the 
program than it would otherwise be given. Negative numbers have 
higher priority than positive numbers and may only be assigned by 
the superuser. It was found that the corrmunication between the 
programs proceeds more smoothly when the higher priority is 
assigned. The ampersand causes the program to be run in the 
background; the control program continues to execute in the 
foreground. 
Named Pipes or FIFOs 
Named pipes were cha sen to imp 1 ement co111T1un i cation between 
the processes because, unlike the standard pipe, the named pipe 
does not rely on a ·parent-child relationship created through the 
fork process. The named pipe combi.nes features of a file and 
pipe. By naming the pipe, as a file is named, processes may open 
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the pipe for reading and writing, the same as would be done with a 
file. Once open, however, the named pipe acts more like a pipe 
than a file. ; Data is transferred . in first-in, first-out order 
(FIFO). The · term FIFO is used in several functions within the 
programs. This is because a named pipe is considered a FIFO. 
Data once read in a named pipe cannot be read again. Much like a 
water pipe, if the named pipe is not connected at both ends, the 
data being transferred drains out and is lost (Rochkind 1985). 
To create a named pipe, first a name must be assigned to the 
pipe. This is done through the process fifoname. The key is used 
as a postfix to the path /tmp/fifo is stored in the array keyt. 
The keys are unique long integers used to identify the various 
named pipes used to corrmunicate between the control program and 
the first level of nodes (see Figure 14). Each node receives 
messages from two processors and each of these processors requires 
both a read ~nd a write named pipe; as a result, there are four 
named pipes ·created for each node or a total of sixteen named 
pipes created in the control program. 
After assigning the name, an inode is created for the named 
pipe in the process mkfifo. An inode resides at the front of each 
reg i on of d i s k that con ta i n s · a UN I X f i1 e s y st em . Each i node 
contains information about one file. This information includes 
the type of file r special for a named pipe) ' number of links' 
owner's user · and group ID, three sets of access permissions, size 
in bytes (0 in this case), time of last access, last modification, 
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status change, and pointers to disk blocks containing the file's 
contents. The information does not include the name of the file. 
The name is contained in a directory with its corresponding inode. 
This paired information serves as a link. 
Once the i node is created, named pipe can be opened for 
reading or writing. 
Messages 
Messages are sent and received through the msg_send and the 
msg_rec processes. In the case of the msg_send process, the 
message is sent, a confirmation that it has been read by the first 
level node is received, and an acknowledgement is sent to the 
first level node to complete the sending cycle. The msg_rec 
process is the complement of the msg_send process. The message 
from the first level node is received, a confirmation is sent, and 
an acknowledgement received. Should this sequence be interrupted 
for some reason, a message is sent to the console and the 
simulation is restarted. 
Both msg_rec and msg_send call the send and receive 
functions . The send function act u a 11 y writes the message to the 
named pipe. The receive function reads the message from the named 
pipe. If nothing is in the pipe to read, the read is retried at 
five second intervals (NAPTIME) until the read is successful. 
The message is defined as follows: 
static struct{ 
long unused; 
1 ong key; 
union { 
char bits 8; 
int idle 1n; 
} u tag; -
int-bit 9; 
int bit-10; 
int col; 
int pipe; 
} msg[16]; 
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The field unused is said to be used to implement system V messages 
and performs no known function in this implementation (Rochkind 
1985). Yet, when this field is eliminated from the struct, the 
named pipes do not work properly; therefore, the field was left as 
is. Key has already been discussed. Bits 8 and idle in are 
defined under a union tag to a 11 ow this fie 1 d to be accessed as 
either a character or an integer. The reason for this will become 
apparent later in the discussion. 8its_8 is the eight-bit word 
containing a part of the conmand key or a segment of data. Bit 9 
and bit 10 are the control bit and the parity bit, respectively. 
Col refers to a coll is ion 1 ine which, when set in the node, 
indicates to the processor or lower node that a coll is ion has 
occurred. Pipe is used to determine if an error in sequencing has 
occurred. It is set to 1 wh~n acknowledgement is sent over the 
pipe. If pipe is not equa 1 to 1 when read at the receiving end, 
an error is flagged. 
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Message Processing 
The processing of the message packets is controlled through a 
do-while loop. Msg[] is set up to be sent for the eight sending 
pipes. 
Messages are initialized using the following scheme: 
processor one 
processor two 
processor three 
processor four 
msg[O], 
msg[2], 
msg[8], 
msg[lO], 
msg[4] 
msg[6] 
msg[12] 
msg[14] 
A for loop contained within the do-while loop is entered to set up 
the messages for each processor. At the beginning of the loop, 
initializations are made for that processor indicated by K (0 -
processor 1, 2 - processor 2, 8 - processor 3, 10 - processor 4). 
Next, eomi is set if a 0-0 sequence is detected indicating an 
end of the message packet. Idle in is set if all the coll is ion 
lines are low for all the processors. Idle in means all lines in 
the Ynet are idle. 
An idle message is generated if any of the following 
conditions exist: 
1. The collision line is high for that processor for which 
the message is being set up. (The collision line set 
high is an indication that a message sent from a 
different processor had priority over the message being 
sent by present processor. Col is set in the node, 
which in turn is flagged for the individual processor.) 
2. An end of data is detected for that processor. 
3. The end of message flag is on and the present control bit 
is equal to 1 indicating the last word in the message has 
been sent: 0-0-1 sequence. (If the present control bit 
is 0, it indicates an 0-0-0 sequence and the last word, 
or last segment of the message, still must be sent.) 
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4. The last message was successfully sent but 11 idle 11 has 
not yet been detected for all incoming named pipes. 
When an idle is generated, appropriate flags are set 
depending on the condition. The idle in field is set to all ones 
to indicate that the named pipe is idle. The control bit is set 
to one and the parity bit to O. The row indicator is decremented 
so when it is incremented in the course of the loop, it will point 
to the same row when the message for that processor is next 
processed. Control bits are saved. The importance of the idle 
generation will be seen when the sorting priority is presented. 
If an idle is not to be generated, then the message pointed 
to in the data array is set up to send. If reset is 1, an end of 
message has been detected for a 11 messages. The 2 used in the 
data input to signal the beginning of a new packet is now changed 
to O to conform to the 0-1 sequence used to indicate the beginning 
or continuation of a message packet. The parity bit is set to 
reflect the change to the control bit. If reset is 0, the data is 
set up directly from the array. The control bits are saved in 
both cases. 
General initializations are made. Pipe is set to O; col is 
set to O; key is obtained from the array, keyt. The row indicator 
is incremented. 
The row indicator is then saved for that processor (1 -
processor 1, m - processor 2, n - processor 3, m - processor 4), 
and the k is changed to point to the next processor. 
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At this point, if end of message is detected for all 
processors, reset is set to one, the end-of-message indicators for 
all processors are initialized, and a pointer to the beginning of 
the packet for each processor is set (bl=l, bm=m, etc.). 
The loop is then exited. The eight messages, two per 
processor, are ready to send. The next block of code in the 
control program sends the messages over the eight named pipes to 
the first level nodes in the Ynet. 
Msg[] for k = 0, 2, 8, 10 are sent to Ynet A. Msg[] for k = 
4, 6, 12, and 14 are sent to Ynet B. 
Cycle is incremented. This is then compared against 
YNET INT. YNET INT is used to simulate an interrupt to the B 
Ynet. If cycle is greater/equal to YNET_INT, messages are not 
sent or received on the B Ynet. If cycle is less than YNET_INT, 
messages are sent and received over both Ynets. 
Msg [] for k = 1 , 3 , 9 , and 11 are rec e i v ed fr om Y net A . 
Msg[] fork= 5, 7, 13, and 15 are received from Ynet B. 
After the messages are received for each processor, a check 
is made for each processor to determine if the Ynet lines (named 
pipes) connected to that processor are idle. If they are idle 
(idle_in in incoming msg[] ·set to all ones), the collision line 
for that particular processor is set to 0. 
Then the collision lines (col contained in the incoming 
msg[]) are checked. (Only the A Ynet line is checked in this 
simulation since Bis the duplicate of A.) If high, the collision 
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indicator for that processor is set to 1 and the row indicator for 
that processor is set to point to the beginning of the packet to 
be sent since that packet lost priority to another packet in one 
of the nodes. 
The sorting priority for the Ynet is as follows (reference): 
1. first arrival at the network 
2. lowest corrmand word 
3 . 1 owes t key f i e 1 d 
4. shortest key field 
5. lowest data field (including the destination selection 
word) 
6. shortest data field 
Control bit 9 is considered the largest quantity and bit 1 of bits 
1-8 is considered the smallest quantity in the successive data 
bits. 
The processing continues until end of data and the idle 
signal is detected on all processors. At such point, the do-while 
loop is exited. The named pipes are removed and the program is 
exited. 
First and Second Level Node Programs 
The six node programs, IA_nodel, IA_node2, IB_nodel, 
IB_node2, IIA_nodel, and IIB_nodel, are very similar. The keys in 
the keyt array for the named pipes are set according to what pipes 
are utilized for communication to and from that particular node 
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(see Figure 14). In addition, IA_nodel and IB_nodel issue system 
commands to begin execution of the second level nodes, IIA nodel 
and IIB-nodel, respectively. Except for the above mentioned 
features, the node programs are the same. 
A node may be in one of four states (see Figure 15). State O 
signals that the node is idle or that equal messages have been 
received from ports A and B. State 1 is entered when it is 
determined that the message received on port A takes priority over 
that message received on port B. The node is "locked" to port A. 
Similarly, state 2 is entered when it is determined that the 
message received on port B takes priority over that message 
received on port A. The node is "locked" to port B. Whether in 
state 1 or state 2, the node returns to state 0 when it detects 
the end of the message packet. The node goes to state 3, 
regardless of what state it is in, when a coll is ion is detected 
from port C. Once this coll is ion is propagated down to the next 
level, the node goes back to state 0 (U.S. Patent 1985). 
The program begins by creating the named pipes if they have 
not already been created and then opening the pipes for reading or 
writing as needed. 
Initializations are made and an infinite loop is entered. 
Messages are received from ports A, B, and C (see Figure 4) 
and confirmations received. The same procedure is used as was 
described for the control program. 
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Then, a series of checks is performed on the message segments 
received. First, the parity is checked on those messages coming 
into ports A and B. In par_ck, the one bits are counted for bits 
one through nine, the modulus operator is used to find the 
remainder, and the parity-error indicator is set (para for the A 
Ynet, parb for the B Ynet) if the remainder is equal to the parity 
bit in the msg (bit_IO). If the remainder is equal to the parity 
bit, it indicates an odd parity error. This parity check performs 
the same function as the first and second parity detectors, 66 and 
67, as shown in Figure 4. 
Next, depending on the state of the node, one of four 
processes is ca 11 ed: state_ O, state_ I, state_ 2, or state 3. A 
state diagram is given in Figure 16. 
State 0 
After some initialization, state_O checks the parity-error 
indicator for both Ynets A and B. If both have parity errors, the 
collision line is set to be sent down to both ports A and B. An 
idle message is generated to send to port C. The state remains in 
state 0. If the parity error indicator is set for port A but not 
for port B, then the co 11 ·is ion line is set to be sent to port A 
and the state changes to state 2. Similarly, if the parity error 
indicator is set for port B but not for port A, the collision line 
is set to be sent to port B and the state changes to state 1. 
Circuits 76 handle transitional parity error propagation. 
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SO: Idle or Equal Messages 
Sl: Locked to Port A 
S2: Locked to Port B 
S3: Collision 
Ffgure 16. State Di a gram. 
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The parallel Ynet does not force an all ones parity error 
along the network when a parity error is perceived. It was 
decided to treat the parity error : as a collision, thus requiring 
the processor to restart the packet. This is the same procedure 
followed by the standard Ynet when a parity error is detected on 
one Ynet alone. 
The all ones parity error is used by the standard Ynet to 
detect parity errors on both Ynet s at the same time. If this 
occurs, it is an indication that a processor is failing. The 
failure of a processor is outside the scope of this simulation. 
If there are no parity errors, those control bits saved for 
the last two segments of messages received on both ports A and B, 
and the control bits of the current messages are checked. A 0-0-0 
sequence from ports A or B sets an end-of-message indicator for 
that port. A 0-0-1 sequence from either port sets an idle 
indicator for that port. 
If both ports A and B have end of message indicators on, the 
process check is cal led. Check . performs the same function as 
comparator 70 (see Figure 4). Check compares the eight bit words 
from both ports to determine if they are equal, msg[] A > msg[] 8, 
or msg[] B > msg[] A. · If msg[] A is greater, msg[] B takes 
priority and the state changes to 2. An idle generated in the 
control program would lose when contending for priority against 
any other word being sent. The ones in bits 1 through 8 sort high 
and the lower word gains priority. 
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If both idle indicators are set, then the idle is simply 
propagated up to the next level through port C. If idle a is set 
but idle b is not set, it indicates that the packet being sent on 
the B port is 1 anger than that packet being sent on the A port. 
The shorter packet takes priority. The collision line is set for 
port B and the idle is sent to port C. If idle b is set but 
idle_a is not set, the opposite occurs. The collision line is set 
for port A and the idle propagated up. 
If a 0-1 sequence is detected on both ports, check is called 
to determine which port takes priority. 
If a 0-0 sequence is detected on port B but not on port A 
(0-1 sequence), the collision is set for port A and state 2 
entered. Similarly, if a 0-0 sequence is detected on port A and 
not on port B, state 1 is entered. 
If a 0-0 sequence is detected on both ports, it indicates 
that the idle is continuing. The state remains in state O. 
If a 1-1 sequence is detected on port B, but a 1-0 sequence 
is detected on port A, port A is receiving the start of a new 
message while port Bis still idle. The collision line is set for 
port Band the state changes to state 1. 
Likewise, if a 1-1 ·sequence is detected on port A, but a 1-0 
sequence is detected on port B, port B is receiving the start of a 
new message while port A is still idle. The collision line is set 
for port A and the state changes to state 2. 
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If a 1-0 sequence is detected for both ports A and B, check 
is called. The message is continuing on both ports. The locking 
done in state 0 corresponds to circuits 74, locking the 
multiplexor 60 to state 1 or state 2 when priority is determined. 
State 1 
In state_l, if the parity error indicator is set for port A, 
the state changes to state 0. The collision line is set for port 
A and an idle generated to send to port C. 
If a 0-0-1 sequence is detected on port A, the state changes 
to state O. If end of packet is not detected, processing 
continues in state 1. The message is propagated upward to port C. 
The end of message detector 80 is included in circuits 78. 
State 2 
State 2 is the duplicate of State 1 but coded to apply to 
port B. 
State 3 
The collision lines for ports A and Bare set low. The state 
goes to state 0. This .function parallels circuits 78. 
After processing is done according to each state, the 
collision cAeck process (col_ck) is called. If the collision line 
from port C is set, state 3 is entered. This collision is then 
propagated down to the lower nodes or processors. 
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Messages are then set out over the three pipes and 
confirmations received. The message from port C is sent to ports 
A and B. If in state 3, the collision line is set to be sent down 
as well. 
The message from port A or B is sent up to port C. Which 
message is sent depends on the earlier checking done in states 0, 
1, or 2. 
The loop continues until such time that the program is 
terminated due to a script process being exited. In the hardware 
implementation, the nodes process the message packets as they are 
received. In the software simulation, they are activated in the 
same way. Unt i 1 terminated, the node remains in the idle state 
after all processing is completed. (The simulation is run using 
script so all standout messages will be saved. A side benefit of 
this process is the termination of a 11 programs begun while in 
script when script is exited.) 
Top Level 
Top_A and Top_B simply take the message sent to them from 
port C and send it back down to port C. These processes are 
necessary to synchronize the passing of messages over the ports. 
They provide the same function as the conman clock illustrated in 
Figure 8. They are terminated with the script process. 
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Sample Output: Without Interrupt 
The samp 1 e output appears in Append ix C. The first packet 
received on al 1 processors was sent from processor 2. It gained 
priority over the first packet sent from processor 1 when the 0-0 
sequence was detected for port B in IA_nodel and IB_nodel. In the 
meantime, IA_node2 and IB_node2 were both in state O because the 
messages both were receiving on ports A and B were equal. But 
when the 0-0 sequence was detected on port A in IIA nodel and 
IIB_nodel, the packet from processor 2 took priority over both 
messages being sent from processors 3 and 4. Consequently, [aba], 
the shortest packet won priority over the other packets. The 
notation [ ] wi 11 be used to denote the contents of the message 
packet from this point on. 
The next packet received was the first packet sent from 
processor 3. The first packet in processor 1 gained priority over 
the second packet from processor 2 in IA nodel and IB nodel in the 
transferring of the first segment of the message. [A] is lower 
than [j]. State 1 is entered. IA node2 and IB node2 again 
propagate the same message [aba]. It is not until [c] from 
processor 1 is compared against [a] from processors 3 and 4 in 
IIA nodel and 118-nodel, that the B port is locked and processors 
3 and 4 take priority over processor 1. At the same time, 
IA_node2 and IB_node2 locked to port A because the fourth words, 
[a] and [c] were compared and [a] took priority. All processors 
received [abaa]. 
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The next packets sent were the first packet from processor 1, 
the second packet from processor 2, the second packet from 
processor 3, and the first packet from processor 4. IA nodel and 
18 nodel locked to port A on the first word. IA node2 and 
IB node2 locked to port B on the first word. Then IIA nodel and 
IIB_nodel locked to port B on the third word because [a] took 
priority over [c]. The processors received [abac]. 
As could be anticipated, packet #1 sent from processor 1 took 
priority over the second packets sent from processor 2, 3 and 4. 
[abed] was received by all processors. 
The second packet from processor 2 was received next, despite 
the fact that packets from processors 1, 3, and 4 were shorter. 
This occurred because [j] was less than [n] (packet 3 processor 1) 
and [k] and [l] (packets 2 from processors 3 and 4). All 
processors received [jjjljkk]. 
Packet 3 from processor 2 was received next. It took 
priority over packet 3 from processor 1 and packets 2 from 
processors 3 and 4. [A] is lower than [n], [k], and [l]. All 
processors received [abbb]. 
Then the second packet from processor 3 was received [kjkl]. 
The third packet . from processor 3 was received [aeim]. This 
packet took .priority over the second packet from processor 4 and 
the third packets from processor 1. Processor 2 is at end of data 
so is generating an idle signal taking low priority. 
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The second packet from processor 4 was received [ 1 pt]. The 
third packet from processor 1 was received [nnmm]. The third 
packet from processor 4 was received [xbfjna]. 
The processors receive three idles between messages. All the 
processors must receive idle signals _on all 1 ines before starting 
a new packet. After receiving all idles, the new packets are 
sent. It takes three cycles for the packets to travel up to the 
top of the Ynet and back down again to the processors. 
The data was selected to demonstrate the various combinations 
poss i b 1 e. Long mes sages were interspersed with short messages. 
Packets used had control bit sequences of 0-0-0 and 0-1-0-0 and 
0-1-0-0-0 and 0-1-0-1-0-0 and finally 0-1-0-1-0-0-0. Duplicate 
words were used in several instances to show how priority may not 
be determined until deep within the message packet. 
To summarize, it can be seen that: 
1. States 1 and 2 may be entered at any word in the packet. 
It may be on the initial word or it may be on the last 
word in the packet or anywhere inbetween. 
2. If state 1 or 2 is entered on the last word of the 
packet, it may be that the state was entered because one 
word took priority over the other word or it could be 
that the end of message was detected for that port. 
3. Once state 1 or 2 is entered, the message coming in from 
that port is completed regardless of size unless it is 
overridden by a message competing for priority in an 
upper level node. 
4. If a message is overridden at an upper level node, this 
collision is propagated down through the lower level node 
to the processor which lost priority. The lower node 
then enters state 3 and then state 0 at the next cycle. 
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5. The idle generated when the processor is out of data 
always sorts high (takes low priority). 
Sample Output: With Interrupt 
The output appears the same as the sample output with 
interrupt through the third packet received by the processors. 
The B Ynet shuts down during cycle 25, causing the first packet 
sent from processor 1 to be interrupted. The first two words, 
[ab], are received on all processors over both Ynets. The words 
[c] and [d] are received by all processors but only from Ynet A. 
The subsequent packets are all received by all processors as they 
were in the samp 1 e run without interrupt. But in this run, the 
subsequent packets are received only on Ynet A. A sample output 
appears in Appendix 0. 
CHAPTER V 
CONCLUSIONS 
The network chosen to interconnect multiprocessors can 
greatly affect the performance of the total system since efficient 
communication is essential. A conventional shared bus 
interconnection is the least complex and the least expensive, but 
only one processor can gain access to the network at one time. 
The cross-bar switch, at the other extreme, can connect several 
processors simultaneously; but the cost of cross-bar networks can 
be prohibitive. Multistage interconnection networks offer a 
compromise between the standard bus and a cross-bar network. 
MINs allow for one-to-one connections and one-to-many 
connections while reducing the cost that would be incurred if 
using a cross-bar network . . 
As the Ynet demonstrates, one way of increasing reliability 
and fault tolerance in a system is to increase the number of 
buses. 
Convent i ona 1 networks, generated from multiple single stage 
buses, have 1 imited the number of processors used in corrmercial 
systems to a few dozen. As packaging technology improves, it will 
allow a greater number of buses to be configured into a system. 
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Recent attention has been given to multiple MINs because they 
provide the fault tolerance and reliability that is missing in the 
standard implementation of the MIN while at the same time offering 
greater efficiency than the multiple conventional bus. 
The standard implementation of the Ynet is one such 
architecture. Unlike the cross-bar and most multi-stage networks, 
the Ynet allows easy incremental expansion of the number of 
processors in the system. Its other features have al ready been 
discussed. The parallel Ynet has been presented as an alternative 
to the standard Ynet. 
In both the standard Ynet and the para 11 el Ynet, the fault 
model includes all components in the network. Both use an 
alternate route as the fault-tolerant method. Both are single-
fault tolerant and robust in the category of multi-fault tolerant. 
They are robust in that they can tolerate more than one fault if 
those faults occur on only a single redundant network. 
The main advantage of the parallel Ynet is that, in the event 
of a single fault, the system does not have to be reset as it does 
in the standard Ynet. By not having to be reset, the parallel 
Ynet offers uninterrupted service. 
Another feature which could be incorporated into the parallel 
Ynet is an alternate parity error procedure. In the standard 
Ynet, wMen a parity error is detected on either Ynet, the entire 
packet is rejected and must be re-sent from the processor which 
attempted to send the packet originally. In the para 11 el Ynet, 
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both networks are processing the packets concurrently. If a 
parity error is detected on only one Ynet, the Ynet that does not 
detect a parity error can continue to process the packet. A 
signal could be generated to notify the processors to accept the 
packet from the Ynet that did not detect the parity error. Thus, 
the need to re-send the packet is eliminated. 
If the parallel Ynet is to be implemented in hardware, 
further research must be done on the interfacing between the Ynet 
and the processors. Provisions must be made to ensure that one 
processor is not locked out when contending for access to the 
network. In the standard Ynet, the priority scheme is adequate 
because the two buses share the traffic until such time that one 
may go down. Idle time would occur more frequently on the 
standard Ynet than on the parallel Ynet. Whereas the standard 
Ynet has "time" for low priority packets, the parallel Ynet may 
not have. Therefore, add it ion a 1 safeguards must be incorporated 
to allow all processors to gain access to the network regardless 
of priority. 
The parallel Ynet would not have the bandwidth that the 
standard Ynet offers, but in some installations the increased 
bandwidth would not be necessary. An assessment would have to be 
made w i th each i n st a 1 1 at ion to de term i n e w h i ch i s more 
desirable--uninterrupted processing or greater bandwidth. Both 
Ynets, standard and parallel, offer high reliability and 
fault-tolerance. 
APPENDICES 
APPENDIX A 
FLOWCHARTS 
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CONTROL PROGRAM 
START 
DO INITIALIZATIONS 
(READ DATA, SET PARITY) 
(BEGIN EXECUTION OF 
lST LEVEL NODE) 
CREATE NAMED PIPES 
(openfifo, 
fifoname,mkfifo) 
SET UP MESSAGES 
TO BE SENT FOR 
EACH PROCESSOR 
SEND MESSAGES 
OVER 8 PIPES TO 
lST LEVEL NODES 
RECEIVE MESSAGES 
OVER 8 PIPES FROM 
lST LEVEL NODES 
SO=l 
[----- -L-~-- -STATE_Q 
--------
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NODE PROGRAM 
START 
DO INITIALIZATIONS 
(BEGIN EXECUTION 
FOR 2ND LEVEL NODES) 
{CREATE NAMED PIPES 
FOR 2ND LEVEL) 
I RECEIVE MESSAGE;-~R~-~-
1 PORTS A, B, AND C 
PARITY CHECK 
{par_ck) 
Sl=l S2~S3=1 
__ \_____ ......... 
STATE_l L~T~TE_2 STATE_3 
-\-SEND MESSAGES TO 
PORTS A, B, AND C 
_________ _______ ___ ___ _] ---
Infinite loop killed by exiting script. 
APPENDIX B 
C PROGRAM LISTINGS 
,.,, 
*' 
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Scan 
The purpose of this program, "!can", is to provide t~• 
s~m• features as the "more" function, ~ith the addea 
feature of going backwards in a file. 
This pro;ram is used to simulate what mould occur on a 
databas~ pararll•l comauter if one of the ~rocessors 
;oes down. That is1 th~ process is taken over by one of ~he 
o~ner processors and th• user i~ unaware that tne crocess 
~as b••n interrup~ed. For demonstration purooses, a 
messa~• is s•nt to th~ scr•en to inoicat• that one 
process has died and another is takin~ over. 
~include ~curses.h> 
~include <si;n3l.h> 
~inclwa• <sys/types.h> 
#include <sys/s~at.h> 
#include <sys/wait.h> 
~aef ine ~COLS SO 
#aefine NLINES 24 
•def in• P~OCE 0644 
~ainCargc, ar;v> 
int ar;c; 
char •ar;vC:Ji 
< 
char •mout; 
int die_proOi 
int "' fd, rwmode = Q, ouf_siz•, proc_id1 cnti 
un~igned size; 
struct stat buf i 
union ~ait status; 
I• ?arent will ignore int•rrupt signals ~nil• it does 
initializations. 
•I 
si;nalCSIGINT, SIG_IGN)i 
si;nalCSibCUIT, SIG_!GN)i 
if (argc == 1){ 
print1 C"\nUsa;e: 3can fil~-n~m•\n"); 
pr1ntf C"\n J: ~age up k: page aown 
p~intf C" u: on• line up ~= ~ne line 
pr-intf C" Q: cauit\n"); 
exitCO)i 
} 
if CCfd • op1n(ar;vC1J, r~modi)) •~ •1) 
error <"scan: can't open %s", ar;vC1J); 
if Cfstat Cfc, ~buf) :: -1> 
error C"fstat: can't tin• %s", ar;vC1:>; 
.. ) ; 
do1&1n"); 
I• M~~ory is !!located to hoid contents of file cein9 
scanned and file is read into memory. 
*/ 
I• 
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~tuf = Cchar •>malloc Couf.st siz~+1>; 
n = read Cfd,mbuf,(buf.st siz;)); 
•C~buf+buf .st.size) = '\C~; 
clos• Cfd)i 
out.size = cuf.st.sizei 
cnt=Oi 
close(Q); 
I• The fork proc•ss causes to program to create t~o processes 
both running at the same tim•. One of t~e processes 
I• 
•I 
I• 
*/ 
ov•rlays the ori<;inal crocess and beco11t•s ~he i::arant croces·s, 
and the other precess becom•s th• child process. 
Th• cnild process takes o~•r execution after the fork. 
Th• parent taK•s over only ~fter the child is killed. 
do { 
ifCCproc.id = fork()) < O> { 
fprintf(stderr1 "Fork failea.\n">; 
exit(1)i 
} 
if(proc.id == O> { I• child process •/ 
~i;n•ls are r•activated so will be c•u9ht by child. 
Stdin is reopened. 
signalCSIGINT1 die.pro); 
si;nalCSIGCUIT1 die.pro); 
openC"/dev/tty", Q); 
child(mbuf, but.size); 
uitCO>; 
Returns from child function if child process killed. 
I• parent process •/ 
if CwaitC&status> < C) { 
) 
fs::rint'f(stder,., 11 \iait faileij.\n"); 
exiH1>i 
if <status.~_retcod• == 13> { 
systemC"rm info"); 
f~rin~f Cstaerr1 "Normal exit.\n")i 
•xitCO>; 
Status 13 s~t ~hen child proc•ss •xited with "a". 
) 
) 
} ~hil~ Cent < 10C>; 
I• Parent ~ill not creat• more than 100 child proce5se3 •I 
) 
I* Child i~ callee by child ~rocess. 
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•/ 
child(mbuf, buf_~ize) 
char •mcut; 
int buf_siz•; 
< 
int fd, n; 
int ~f fseti 
ctiar o1'fs~4J, c; 
I• :nfo file is set up to hold offs•~ in case child process 
is interr~P~•d. It is r-eaa on •nterin~ th• ctiild process 
so the process may continue ~rocessing where it left off. 
if CCfd = openC"info",Q)) •= -1> 
of fs~"t = o; 
•l se ( 
n= read(fd, offs, 4); 
offset a atoiCoffs)i 
clcs•Cfd)i 
) 
I• Tne curses packa9e is initialized and th• Droper modes set. 
•I 
initscr-0; 
CrlftOdeO; 
noecho(); 
nonl 0; 
I• The curser is oosi~ioned, and the string added to window. 
•I 
The initial ~indow is written. 
~buf and of~set ar• us•d to point to ttie orooer cosition 
in memory to b~ writt•n to ttie screen. Offset is 
increased or decr•ased de~•n~in; on mhicn direction user 
~ants to move in f il~. 
mv3adstr (Q,Q,mcuf + offset); 
refre;nO; 
I• A wnillf loop controls th• process. It is exited ~n "o". 
•I 
while CCc = getcn()) != ·~·) 
j 
saritcn Cc> ( 
Scan move up 24 lines. 
cas• 'j': 
for Cn = o; n < ZSi n++){ 
for c; •(111buf+offset) != '\n·; offset--) 
if (offset <C> 
breaki 
~f fset--; 
) 
offs•t+•; 
offset++; 
if (offset < C> 
of1se1: ~ o; 
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write_offCoffs•t}; 
mvadd~tr(Q, ~, mbuf + offset); 
refresh(); 
breatci 
I• k -- Scan moves down 24 lines. •/ 
cas• •k•: 
fer Cn z Q; n < 24; n+•>< 
for c; ·c~cuf+offset) != .,n·; offset++) 
if (offset > Cb~f_size-Z>> 
break; 
cff set++; 
if (offset>• buf _3ize-1) 
offset•buf_siz•-1i 
} 
write_off(offset)i 
mvaddstr co, Q, . mbuf + offs•t)i 
clrtobotOi 
refre9h(); 
break; 
I• d -- Scan moves down 1 line. •/ 
I• u --
C3Se •d•: 
~or c; •(mb~f•offset) != ·\n'; offset++) 
if (offset > buf_size-1> 
o'ffset•+; 
if C~ffset > Ctu'f_size - 1>> 
offset z (buf_size - 1); 
•rite_off Coffset); 
~v~ddstr co, Q, mbuf • offset); 
clrtooc't(); 
refr•sti(); 
break; 
Scan moves uo 1 line. •I 
case •u•: . 
) 
offset -• 2; 
. for c; •(mouf+cffset) != •\n'; offset--) 
if Cof'fsat <0) 
breaki 
offset++; 
if (offset < Q) 
of~set = c; 
~rite_cff(of'set)i 
mvaadstr co, c, mouf • offset); 
r-e f r"esh (); 
break; 
I• Ttie screen is claar•a1 -the curser positioned, and 
the curses cackage clos•d• 
*' cl•:t,.(); 
refresti(); 
mvcur CQ,CJLS-1,LINcS-1,0>; 
endurin (); 
I• If "a" then exitC13> si9nals parent not to cr"eate any 
mer~ cnildren--otherwis•, a child is created. 
} 
if Cc == •Q') exit(13>; 
exit CC); 
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I• •rror function •I 
} 
printf ("\""); 
orintf(91, sZ>; 
exit(1); 
I• ~rita_off i~ call•d aft•r offset is altered in order t~ 
i"sure it is saved incas~ of interru~t. 
Offset is written to a fil• called info. 
~rit•_off Coffset> 
} 
int f d, n; 
c1"'ar off sC.:.J; 
if ((fd : ocenC"info", 2)) aa -1) 
fd = creatC"info", PMCOE); 
s c r i n t f < o f f s , •• X d" , o f f s • t ) ; 
~rite(fd,offs,~>; 
c!os• Cfd); 
I• Oi~_pro is called by ~i~nal when an int•rru~t occurs to tha 
chila proc•ss. Tne curses cacka~• is clos•d b•fore •xiting. 
*I 
die_proO 
( 
} 
clear(); 
refr•sn(); 
mvcur CC,COLS-1,LINES-1,Q); 
endarin(); 
orintf C" The process ~as di•d \n"); 
••l.t(Q); 
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Control Pro9ram -- Par3ll~l Ynet 
#incl~d• <stcio.h> 
~include <sys/errno.n> 
•incluae <sys/tyoes.n> 
~includ• <sys/!tat.n> 
#include <tcntl.h> 
•aetine ~AXOPEN 1~ 
•a•f in• NAPTIME s 
4d•f ine PMOOE 0666 
~define F~LSE 0 
r:oetine TRUE 1 
~define YNET_lNT 25 /11 
'* ,.., 
I• 
set lo~ wh•n int~rrupt desired •/ 
interruQt occurs wMen no of cycles •/ 
comoleted i~ 9Qual to YNET_INT •/ 
se't high when interruct not desirea •/ 
long K•ytCJ = {11111,1111,,11121,11122,12111,1211i,12121,12122, 
11211,11212,11221,11222,12211,12212,12221,12222); 
int •nd_dCJ = {Q,Q,Q,Q}; 
static struct{ 
char bits_a; 
int bit.9; 
int bit_10; 
} aata(1COJC4Ji 
static struct { 
lon9 unused; 
lon.; key; 
union { 
char bits_s; 
in't idle_ini 
} u_ta;; 
int !lit_9; 
int b1t_10; 
in~ coli 
int pipe; 
} ms;C16J; 
int ki 
'1'ain0 
{ 
char b_S; 
int b_C:,0_1c; 
int data.in = o; 
int •nd_data = a; 
int cycle = c; 
FILE •foc•n(), •ifp; 
int i1j1l1m1n,o,p,fd1q,lwi 
int bl1bm1bn1boi 
int is1iss1ls1lss,ms1mss1ns1nss,os1oss; 
int •o~i1eoml1•o~m1eomn,eomo; 
int fl.rs~ = 1; 
int reset = 1; 
int idle.ind = Oi 
int col~ind : a; 
int col_1, col_2, col_3, col_4; 
I• marks ba;inning of cacket •/ 
I• ~olas control in~s •/ 
I• end of packet indicators •I 
I• 
I• 
, .,, 
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is = iss = ls = lss = ~s = mss = ns = nss = os = oss = 1; 
•omi = eoml = aomm = eomn = eomo = a; 
bl = bm = bn = 00 = c; 
col_1 = c:ol_2 = col_3 = col_~ = Q; 
setbuf(st~out, ~ULL)i 
its: = fo;:en("data_y", "r-"); 
Cata tc t:• pr-oc•ssed is r-ead in from "data_y" 
for Ci = c; i < 1QQ; i++){ 
if Cdata_in != Q) br-eaki 
for (j = o; j < 4; j++)( 
.,,, 
if CCf3eanfCifa,"%c Xd %d ",&b_S,&b_~,~b_1C>> != ~CF){ 
dataCiJlj~.oits_S = b_S; 
dataCiJCjJ.oit_9 = o_;; 
dataCiJ(jJ.oit_1C = b_10; 
} 
elsa data_in = i; 
. ) 
} 
i--; 
fc:lose Cifs:); 
set_par-Ci); I• sets parity bit 
f~rintf Cstdout,"1at~ read in\n"); 
f~rin~f(stdout1"\n Pr-oc•3Sor 1 Processor 2 
fprintf Cstdout1"Pr-oc:cesor 3 Processor 4\n\n"); 
for Ck = Q; k < i; k++){ 
.. ) ; 
for (j = o; j < 4; j++)( 
fp~intf Cstdout1" %c 
fcrintf Cstdout1" ~d 
id ", dataCkJ(jJ.bits_a, dataCkJCjJ.bit_9); 
", dataCkJ(j3.bit_1C); 
} 
Ex~cution is be~un for First Level Node Pr-ocesses 
syste111 C"nic~ --10 I'1_nod•1 !, .. ) ; 
system C"nice --10 !A_nodeZ &">; 
system ("nice --10 :a_node1 g, .. ); 
system ("nice --1c I5_node2 ~ .. ); 
Nam~d Fif os are ooened 
tor Ck = Q; le < 16; k+=2>{ 
if CC~d = o~enfifo(keyt[kJ, _ o_~RONLY)) == -1) 
syserr("openfifo"); 
if ((fo = openfifo(kayt(k + 1J, O_RDONLY)) == -1) 
sys11r-r-C"ocenfifo"); 
} 
slug(1Q); 
l = m = n = 0 = i = o; 
bl = bm = bn = bo = a; 
k = u; 
~ = o; 
all pr-ocessin; of data dona w•thin do loop 
co { 
•/ 
•I 
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I• In1o sav•d for last ~roc•ssor 3nd initi•li:•d for next processor •/ 
for (j • o; j < 4; j++)( 
if (k > 10) 
I• j is no of grocessors •/ 
k • o; 
if Ck=• Q){ I• croc•ssor on• •/ 
i • li 
OSS a os; 
os a is; 
is z ls: 
iss z lssi 
eo110 = eo111ii 
) 
else if Ck aa 2){ 
i = mi 
ls9 • lsi 
ls • l.Si 
is • :ns; 
iss • 111ss; 
eoml • eomii 
'} 
else if Ck =• a>< 
i • ni 
inss • lflsi 
:ns = isi 
is • nsi 
iss • nss; 
•0111111 • eonlii 
) 
els• if Ck •• 10){ 
i • oi 
nss • ,,s; 
ns a isi 
is • os; 
iss a oss; 
•orr.n = eo!ftii 
) 
i.f (is == a ~$ iss =· Q) 
eomi = 1; 
els• eoir.i = \Ji 
lw = o; 
iol•_ind = a; 
col_ind = o; 
if (col_1 sa 0 ~i col_2 aa 
i.dle_ind = 1; 
it CCk == 0 S~ col_1 aa 1> 
Ck•= 8 !& col_3 •• · 1> 
I• processor two 
I• ~rocessor three 
I• processor four 
I• Q,C S•Quence 
0 g~ co1_3 =• C ~& col_4 == O> 
I• idle indicator 
I I Ck == Z ~& eo!_Z == 1> I I 
I I Ck •= 10 ~e col_4 == 1>>< 
•I 
•I 
•I 
*/ 
I• If collision • 1 or orocessor out of data , idle ms~ sent •/ 
c:ol.ind • 1; 
•OMi° • 1; 
ms;(kJ.u_ta~.idle.in • CxFF: 
msgCk + ~J.u_tag.idl•_in = CxFFi 
lllS~(kJ.bit_Q • 1i 
ms;Ck + 4J.bit.9 • 1; 
~sg(kJ.bit_1u = o; 
ms;Ck + 4J.bit_10 = c; 
i.--; 
i~s = isi 
is a 1i 
) 
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•ls• i~ CdataCiJCjJ.bit_~ =• 3)( /• ena of data detect•d •/ 
MsgCkJ.u.tag.idle_in = CxFFi 
•5g(~ + 4J.u.tag.idle.in = OxFFi 
ms?CkJ.oit_9 a 1; 
~s9Ck + 4J.tit_9 • 1; 
msg(k).bit_10 a a; . 
•s9Ck + 4J.bit_10 • o; 
i--; 
iss = i~i 
i~ = 1; 
•nd_d~jJ a 1i 
if (end.d(OJ sa 1 &~ •nd.d(1J == 1 ?~ end_dC2J == 
~& end_aC3J •= 1> 
•nd_da1:a = 1; 
> 
•ls~ if Ceo~i == 1)( 
if CdataCiJCjJ.bit.o •= O> 
ha a 1; c,o,o seQuence •/ 
I* 
I• 
msgCkJ.u_ta~.idl•-~n a OxFFi 
o,c,1 seauence •/ 
idle ~enerated •/ 
) 
msg(k + 4J.u_ta~.idle_in • OxFFi 
msgCkJ.bit_9 • 1; · 
~s;Ck + 4J.bit_9 • 1; 
ms;CkJ.oit_10 • o; 
•sg(k + 4J.bit_10 = o; 
i--; 
iss • l.Si 
15 • 1; 
) 
els• if (first == 
I• iole sent 
C && reset == 1 && col_ind =• 0 && idle.ind == C>< 
i decrementea •/ 
iss • isi 
is • 1; 
} 
if <col.ind •• C ~& end.d(jJ =• C>< 
l.f C<eomi •• C ~& r•s•t =• O> 11 lw == 1 II idle_ind =• 1>( 
msgCkJ.u_ta;.bits_! • dataCiJCjJ.bits_a; 
ms;Ck + 4:.u_tag.bits_a • dataCiJCjJ.cits_a; 
if <reset=• 1)( . /• eom on all oroces~ors •I 
ms~(kJ.oit_~ a o; 
msgCK + ~J.bit_9 = Q; 
i1 CdataCiJCjJ.bit_10 == O>< 
as;CkJ.oit_1C = 1; 
ms~C~ + 4J.oit_10 a 1; 
) 
else( 
ms9CkJ.bit_10 = Oi 
m~;Ck + 4J.bit.10 = Oi 
) 
if Ck aa 10) 
,..s .. t = o; 
~ls• if Ck aa S i& •nd_d(~l :a 1) 
reset a o; 
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else it Ck == Z && end.dC3J == 1 !& ena.d(ZJ == 1) 
reset = c; 
} 
•ls• it Cend_dC3J == 1 ~& end_dCZJ == 1 
~~ end_d(1J == 1) 
reset • c; 
) 
els• ( 
iss a is; 
msgCk~.bit_9 a dataCiJCjJ.bi 
11s;Ck • ~:.bit_9 = dataCiJCj 
•s;Ckl.bit_10 : data(iJCjJ.b 
•Sg(k + ~J.bit.10 a dataCi~C 
) 
is = ms;CkJ.bi~-~; 
j 
9· 
- , 
.bit_Q; 
t_10; 
J.bit_10i 
I• General initializ3tions made tor messages •/ 
~s;(kJ.pip• = o; 
~s;Ck + 4J.pip• = ~; 
w.sg(kJ.key = k•yt~k:; 
Ms;Ck + 4J.key = ~eytCk + 4Ji 
11s9CkJ.c:ol = Oi 
~s9Ck + 4J.c:ol = Q; 
i++; 
I• Subscript saved for "processor" •I 
) 
if Ck •• O>< 
l = ii 
I< :a 2; 
} 
•ls• if Ck •• 2){ 
m • i; 
'<. = e; 
} 
else if Ck •• S>< 
n = ii 
k = 1 a; 
} 
els• {o = ii 
k • Qi 
} 
if Ceoml •• 1 i~ eomm 
r•set • 1; 
eoml • o; 
ollOllm : Qi 
eomn • o; 
•01110 = c; 
bl = i; 
01'1 = mi 
bn = n; 
::>o = o; } 
•• 1 ~& eomn •• 1 &1 eomo =• 1>< 
I• reset signals •om on all crocessors •I 
I• Next olock sends ~•ssa9es ov•r 3 ~ic•s to first level nodes in Y.n•t •I 
cyc:l•++; 
if (cycle •• YNET.INT) 
f~r-1ntf(staout, "6 YNET SHUTTI~G OC~N \n")i 
for (k = o; k < 16i k+•) 
msg(lcJ.pisu s Ci 
for Ck = Q; k < 16i k+•2>< 
if (cycl• >• YNeT_INT>< 
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it< k •• 4 I I k •• 6 I I k •= 1 2 I I 1c =• 11. > 
I• if cycle ;reater/eQual to interru~t indicator, ms~s not sent to B Y~ET •/ 
; 
•ls• ms -~_ send C >; 
) 
•ls• 'ftsg_sendC)i 
) 
I• Messa9es received by four "crocessors" on y_n•t~ a and b •/ 
tor Ck • Q; k < 16i k++) 
ms;CkJ.pif)e = c; 
for Ck a Ci k < 16i k+•2>< 
if (cycle >• YNET_INT)( 
it Ck •• 4 11 1< •= 6 I l k •• 12 11 k =• 14> 
I• if cycle ~reater/eQual to interr~pt indicator, msgs not rec from 5 Y~ET •/ 
; 
else ntsg_r•c:C)i 
) 
if 
i1 
if 
if 
else ms;_r-ec (); 
) 
c~sgC1J.u_ta9.idl•_in 
c:ol_1 a a; 
Cms;C3J.u_ta;.iale_in 
c:ol.2 a o; 
CmsgC9).u.t3;.ial•_in 
c:ol.3 & o; 
Cmsg(11J.u_ta9.1dl•_in 
c:::.l_ .. a o; 
I• collision line checked !I 
if Cms~(1J.col == 1)( 
col_1 a 1; 
l = bli 
) 
if (ms;C3J.col as 1){ 
col_2 = 1; 
m = om; 
) 
if Cms9(9J.col == 1){ 
c:ol_3 • i; 
n = bni 
) 
if <msgt11J.col =• 1)( 
col_4 = 1; 
o a ooi 
) 
f irs't a o; 
slupC15); 
•• 
•• 
•• 
•• 
OxFF=l 
OxFP:) 
OxFF) 
Ox FF> 
tor Ck z Ci k < 1e; k++) 
rmQu•ue(keytCkJ)i 
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fprintfCstdout1"Exiting main \n"); 
exit CO>; 
> 
ooenfifo(key, fl•gs> 
long r<ey; 
int fla;si 
{ 
s't•tic struc:'t{ 
long skey; 
int sfd; 
)tifosCMAXOPE~J; 
st~tic: int max z o; 
int i; 
int fai 
char •f ifoi 
••tern int errnoi 
extern c~ar •fifoname()i 
~IL: •faopenOi 
for Ci • Oi i < maxi i++>< 
if Cfifos(iJ.skey •• Key) 
return(fi~osCiJ.sfd)i 
) 
fifo a fifonameCkey); 
if Cmkfifo(fifo) as -1 ~& errno != EcXIST) 
r-eturn(-1)i 
if ((fd a o~•n(fifo, fla;s I c_NCclAY)) •• -1> 
r-eturn(-1)i 
if Cfl•;s •• c_~~O~LY) 
satbuf (fdo~en(fd1"w"), ~ULL)i 
•lse setbuf(fdopen(td1"r"), NULL)i 
fifos~~•xJ.skey a key; 
fifos(maxJ.sfd • fdi 
"'ax•+; 
r-eturn(fd); 
} 
I• return f ifo 1d •I 
static char •1ifonameCkey) 
lone; key; 
I• construct F!FC name from k•i •/ 
{ 
sta1ie char fifaC20J; 
s~rintfCfifo, "/tm~/fifoZld", k~y); 
r-•turn<f•fo); 
) 
11tkhfoC01't.,) 
ctur • patni 
{ 
} 
1•na(ostkey, buf, noytes) 
lon; dstkey; 
I• 111ake FIFO •I 
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::ur •but; 
int noytes; 
< 
} 
int fa; 
if ((fd a oo•nfifo(astkey, o_~RONLY)) •• -1)( 
fgrintfCstdout, "openfil• returned -1\n"); 
return CFALS!); 
) 
if c~rite(fd, ~uf, nbvt•s> aa -1)( 
fprintf(stdout, "write return•a -1\n"); 
r•turn CFALSe>; 
) 
return(Ti:\U!:); 
r~ceive(srckey,buf,nbytes> 
long srckey; 
enar •!:)uf i 
int nt1ytesi 
< 
) 
int f~, nreadi 
1f CCfd "• O~•nfifo(srckey, c_~CONLY)) •• -1> 
r•turn 0=11LSc>i 
wnil• CCnr•ad a r•ad(fd, b~f, nbyt•s)) aa O>< 
sl••o(NA?T:Me>; 
) 
if Cnreaa •• -1> 
return C=ALSE)i 
r•turn CT'i:UE>; 
if Creceiv•CkeytCk + 1J, ~ftlsg(k + 1J, siz•ofCms9Ck + 
syserr("r•ceive"); 
if Ck aa Q) 
f'rintfCstdout,"Processor received m•ssaQ• 
else if Ck :a 2) 
fcrintf Cstdout1"Proc•ssor 2 r•c•ived messa;• 
else if (k as 4) 
fcrint1Cstdout,"Proc•ssor 1 received 11•ssa~• 
•ls• if Ck aa 6) 
fcrintf Cstdout1"Processor 2 received messac;e 
else 1f Ck aa c> 
fprintf Cstdout1"Processor 3 received 11tessac;e 
else if Ck •• 10) 
fprintf Cstdout,"Proc•ssor 4 received 11essage 
•ls• 1t Ck •• 12> 
fcrintf Cstdout1"Proc•ssor 3 r•c•ived 111essac;e 
els• if Ck :a 14) 
•I 
1J)) 
--
FALSE) 
01"\ Ynet_A:"); 
on. Ynet_A: ">; 
on Ynet_a:"); 
on Ynet_S:"); 
on Ynet_A:"); 
on Ynet_A:"); 
on Ynet_3:"); 
fcrintf(stdout1"Processor 4 r•c•ived ~•ssa;• on Ynet_e:"); 
fcrintfCstdout," %c\n", msg(k + 1J.u_tag.bits_!)i 
/•fprintf Cstdout," bit_i • Xd\n", msg(k • 1J.bit.9>; 
fprintf(s~dout1" bit_10 = Xd\n", msgCk + 1J.bit_1Q); 
fcrintf(~tciout1" eol line = ~d\n", ms~Ck + 1J.col); 
*I 
ms;C~ + 1J.key = k•vtCkJi 
if Cs~naCkeyt(kJ, ims;Ck + 1J, sizeof(Esg(k + 1J>> == FALSE> 
syserr < ''s•nd"); 
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if <r•ctiv•<k•ytCk + 1~, &~s~Ck + 1J, siz•ofCms9(k + 1:>> == ~~LSE> 
~yserr<"receive"); 
> 
111s~_send() 
<: 
I• msgs sent to first l•v•l nodes 
) 
if <~•nd(key't(kj, ~msgCkJ, sizeofC111s9CkJ)) s: FALSE> 
sysetrr("send"); 
if <r•c•iv•<k•ytCk • 1J, , .. s;CkJ, si:•of<msg[kJ>> s: ~ALSE> 
syserr("rece1v•">; 
~s;CkJ.piQ• a 1; 
ms;CkJ.key a keytCkJ; 
if <sena(kaytCkJ, ~msg~k~, siz•of(msg(kJ>> :a FALSE> 
syserr("s•nd")i 
rmQueue(key) 
long k•Yi 
I• remove ~essag• au•u• fifo •/ 
< 
} 
int errnoi 
if (unl1nk(fifoname(key)) == -1 &! errno !• ENOENT) 
syserr<"unlink")i 
set_oar<i> 
int ii 
{ 
for (k a c; k < ii k•+)( 
) 
) 
for(j a o; j < 4; j++){ 
) 
n a da~a[kJ[jJ.bits_a; 
m = aata(kJ(jJ.bit_9; 
for Cb = Ci n!= a; n>>=1> 
if Cn & 01> 
b++; 
fer ( ; ~ != c; ~>>=1> 
-if Cm i. 01> 
::>+•; 
lllOC : b % 2i 
if Cmoa == C> 
dataCkJCjJ.bit_1C a 1; 
else data(kJCjJ.oit_10 = o; 
syserrCms'lf) 
ctur •f'ftsg; 
{ 
••tern int errno, sys_nerri 
•xtern ch•r •sys_errlist(~; 
f~rintf (~taerr, "ER~O~: Xs C~d", ms9,errno>i 
if Cerrno > J ~e errno < sy~.n•rr> 
fcrintf(stderr, "; Xs)\n", svs.•rrlistCerrnoJ>; 
else 
*' 
fprintf(std•rr, ")\n"); 
••it(1); 
) 
i1nclud• <stdio.h> 
dinclud• <sys/errno."> 
~include <sys/tyoes.h> 
•include <sys/stat.n> 
1include <fcntl.h> 
~a.tin• MAXOPEN 16 
#aetine NAPT!~E 5 
$define PMOOE Jo66 
#aefin• FALSE C 
;def in• TRUE 1 
IA.node1 
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P•rall•l Yn•t 
long keyt(J z (11111,11112,11121,11122,11131,11132); 
int so,s1,s2,s~i 
int kci 
int c1_a, c:2_a, c1_b, c:Z_bi 
int cola, colbi 
int oara, parbi 
static struct ( 
long unusedi 
long k•yi 
union< 
char bits_a; 
int idle_ini 
) u_ tag;· 
int bit_9; 
int bit_10; 
int c:o li 
int pipe; 
} msgC!>J; 
:nain<> 
{ 
setbut(staout, NULL)i 
fprintf Cst~out,"IA_ncde1 has start•c •x•cuting.\n"); 
for Ck • Ci k < :; k••Z>< 
} 
if C(fd a openfifc(k•yt(kJ, O.~O~NLY)) as •1) 
syserrC"ae>enfifo"); 
if ((fa = ooenfifo(keyt(k + 1J, o_wRONLY)) •• -1> 
s~serr("openfifo"); 
sle•e><10>; 
so = 1; 
s1 = s2 z s3 = Ji 
~ = o; 
~sgC4J.u_t3~.idl~_in = Ox~~; 
~s;'4~.bit_9 = 1; 
ms;C4J.oit_1C a a; 
c:ola = col;, = o; 
c1_a = c2_3 = c1_b = cZ_t = 1; 
r::uara a carb = o; 
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I• messa~es ar• rec~iv•d fro~ ports A, a, and C •I 
I• and confirmations r•c•iv•a •I 
fer C ; ; )( 
for Ck = c; k < 6i ~·•> 
"'~~n-:.pip• =Ci 
if (i < 1) 
,. = 3; 
•ls• r = s; 
•or Ck = Q; k < ri k+=2>< 
if CCr•c•iveCk•yt(kJ, ~ms~CkJ, sizeof(ms;CkJ>>> == FALSE) 
I• 
syserrC"receiv•">; 
fprint1(stdout1"I,_1 r•c mes: 
fprintfCstdout1" 
bits_! = %c\n", ms'iJ(kJ.u_tag.t::its_B>i 
bit_9 = %d\n", ~s~CkJ.bit_9); 
f~rintf Cstdout1" 
fprintf (stdout1" 
bit_10 = id\n", ~sg(kJ.bit_1Q); 
col_line = %d\n", msgCkJ.col>i 
ms~CkJ.key = k•yt(k · + 1Ji 
if C<s•nd(keytCk + 1J, ~ms9CkJ, sizeof<msgCkJ)l) == FALSE> 
sy~•rr C"s•f'd" >; · 
if CCreceiv•<k•yt(kJ, &msg(kJ, sizeofCms~CkJ>>> == FALSE> 
syserr("r•c•iv•">; 
if CmsgCkJ.pip• == 1) 
; 
•ls• 
fprintf(stdout1 "Error in S•quence\n"); 
) 
I• 
"ar _ck(); 
if Csu == n 
state_co; 
•ls• if Cs1 == 1> 
S'hte_ 1 () i 
•ls• if Cs2 == 1) 
state_c:o; 
•ls• stata_30i 
.:ol_ckOi 
I• 
I• 
Messages sent out ov~r three pioes 
and ~onf irmations rec•iv•d 
I• m•9sage from port C sent to oort A and a *I 
for Ck = Q; k < 3; k+•2)( 
IDSg(4J.aiC19 a O; 
msg~4J.key s keyt(K + 1J; 
if Cs3 •= Q){ 
if Ck == Ol 
~s~C~J.col = colai 
.1_ ~. 
msg(4J.col = colbi 
} 
if <s•ndCkeyt[k + 1J, &ms;C4J, sizeofCms;C4J>> 
•I 
•I 
•I 
F4LSc) 
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sys•rr("send"); 
if (receiv•Ck•ytCkJ, ~ms;(4J, sizeof(ms9(4j)) == FALSE> 
syserr("r•c•iv•">; 
msg(4J.pipe a 1; 
cs;C4J.key = k•yt(k + 1Ji 
i1 <s•nd(keyt(k + 1J, &ms~(4J, sizeof(ms9C~J>> =~ F~LSE> 
syserr("s•nd")i 
) 
I• message tak•n from port A or S and sent to port C •I 
i•+; 
msg(kcJ.~ipe = Ci 
asg(kcJ.k•Y = keytCSJ; 
if <s•ndCk•yt(SJ, · &msg(kcJ, siz•ofC~sgCkcJ>> =• FALSc> 
sys•r,.C .. sen<1"); 
if <r•caiveCK•yt(4J, &msgCkcJ, siz•of(msg(kcJ)) •= FALSE> 
sys•rr("r•ceiv•"); 
ss;CkcJ.~ipe • 1; 
msg(kcJ.key • keyt(!Ji 
if <s•nd(keyt(SJ, ~msgCkc), siz•o~Cmsg(kcJ>> == FALSE> 
syserr("send"); 
} 
} 
ocenfi1o(key, fla9s) 
lan; key; 
int f la.;s; 
( 
static struct( 
long skeyi 
int sfdi 
Hit OS C!'\AX~ P!N J; 
static int max a a; 
int ii 
int 'f di 
eh•r •f if oi 
•xt•rn int errno; 
extern char •fifoname()i 
FILE •fao~•n()i 
for Ci = Oi i < maxi i++){ 
) 
if Cfifos(iJ.skey •• key) 
return(fifosCiJ.sfd)i 
fifo = fifon~m•<k•y>; 
it (~ktifoCfifol == -1 ~& errno != EEXIST> 
return<-1>i 
I• return fifo fd •/ 
if CCfd = ooenCfifo, fla~s I O.NCELAY)) == -1> 
returnC-1>; 
if (flags =• C.WRONLY) 
setbuf(fdooen(fd, "~ .. ), NULL); 
•ls~ setbufCfdopen(fd, "r"), NULL); 
fi~osCmax~.skey • k1yi 
f1fos~m1x~.sfd = fd; 
'ftax++; 
,.•turn(fd)i 
} 
static c~ar •fifonameCkayl I* construct ~IFO nam• from key •/ 
lon~ key; 
< 
static char fifoCZOJ; 
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scrintf(fifo, "/tmo/fifo~ld", key); , 
return(fifo)i 
} 
"ltkfif.0 Cpatn> 
char •patni 
{ 
) 
~•nd(dstkey, ouf, noytes) 
long dstk•yi 
char •but; 
int nbyt•si 
{ 
int fdi 
I• make FIFO •/ 
I• s•nd message •/ 
if ((fd = ooenfifo(dstkey, 0-~~0NLY)) sa -1) 
,.•turn (FALSE); 
} 
if Cmri~•<fd, buf, nbyt•s> == -1> 
r•turn (FALSE); 
,.eturnCTRUE); 
,.eceive(srckey,buf ,ntyt•~> 
lonQ srckey; 
cnar •bu1i 
int noytes; 
{ 
} 
int fd, nread; 
if ((fd a ocenfifoCsrck•y, C_~OCNLY)) •• -1> 
return CFALSc)i 
~nil• CCnread = r•ad(fd, ~uf, nbytas>> •z O> 
sh•oCNAl'TIME); 
if Cnreaa :=r -1> 
re'turn (r:ALSE); 
return <T~ue>; 
par_ckC> 
( 
gara = a; 
caro = a; 
~or Ck = Ci k < 3i k+•2>< 
n = ms;CkJ.u_ta~.idle_ini 
m = ~s~CkJ.bit_;; 
for Co = Q; n != a; n>>s 1> 
it (n ~ on 
g++; 
for ( ; m !~ a; ~>>a 1) 
if Cm & C1> 
o++; 
) 
) 
"'0d a b % 2i 
if <"'od == ~sgCk~.bit_10) 
if (k ·= c) 
para a 1; 
else 
garb a 1; 
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col_ck() 
( 
I• collision check for ~s~ . from por't c •/ 
} 
( 
if (ms9(4J.col == 1>< 
I• f~rintf(stdout1" IA ~tate 3 set \n">; •I 
~ 3 = 1; 
sC = s1 = s2 = a; 
) 
int •Olla a Qi 
int eomb = a; 
int i.dl•_a a o; 
in~ idle_b a c; 
I• icle or eQual ••ssaoes on oorts a and b •I 
I• forintf (stdout1 " IA_1 State 0 \n"); •I 
if (para == 1 && o•rb aa 1>< 
c2_a • c1_a a 1; 
c2_b a c:Z_b a 1; 
c:ola • colb a 1; 
~s;C4J.u_ta;.idl•_in 
~s~C4J.bit_9 a 1; 
~s;t4J.bit_10 = c; 
I• parity errors on both oort a and t •/ 
kc = o; 
} 
elsa if Ccara == 1)( 
c2_a = c1_a = 1; 
cZ_b = c1_o; 
c1_b = ms9Cz:.bit_9; 
cola = 1; 
colt: = o; 
kc = Z: 
sG = a; 
s' = 1; 
) 
else if (parb =• 1)( 
c,_b = c1_t: = 1; 
cZ_a = c:1_a; 
else ( 
e1_a = ~s;COJ.bit~Q; 
cola = a; 
colb = 1; 
kc = Ji 
sC = J; 
51 = 1; 
) 
= 
if Cc1_a =• 0 && e1_b == 
if Ce2_a u1 O>< 
it Cms~COJ.~it_9 
ecma = 1; 
OxFFi 
0)( 
•• O> 
I• collision set on both 3 and 
'* 
idl• m•ss.age gen•r~t•d •I 
'* 
state does not chanqe 
*' 
I• paritv error on oort a •I 
'* 
collision set for a •I 
I• node locked to port b •/ 
I• parity error on cort b •/ 
I• collision set for b •I 
'* 
nod• locked tc port ~ •I 
I• no parity errors •I 
I• c,o,c seQu•nc:• on a */ 
t: 
*' 
) 
•ls• icle_! = 1; 
} 
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if Cc2 b :a O>< 
if-Cms;(2j.cit.9 aa C> 
eonao = 1; 
else idle_c a 1; 
) 
if (eoma aa 1 !~ eomb 
check(); 
} 
:a 1) { 
Q,C,Q se~uenc:e on c •/ 
I* o,o,c seauenc:e en a and b •/ 
else if (idle_a •= 
cola = c; 
c~lo = o; 
cZ_a = c:1_a = 
kc = o; 
cZ_o = c1_b = 1; 
else 
els• 
els• 
els• 
) 
i 'f (idle.a :a a 1 )( 
cola a a; 
colt> a i; 
c 1 _a = c:2_a = 1; 
c2_b = c:1_b; 
c1_b = 1uoCZJ.bit_9; 
kc = c; ) 
if (ijle_b aa 1 ){ 
cola a 1; 
co lb a c; 
c: 1 _b = c:Z.t: a 1; 
c:Z_a = c1_a; · 
c1_a a 111s~COJ.bit_9; 
kc a 2; 
) 
if Cnas~CCJ.bit_~ aa 
check(); 
) 
if Cms~COJ.bit.~ as 
cZ.a a c: 1_2 a 1; 
c2_b = c:1_bi 
c1_b a ms;C2J. bit_ 9; 
c:ol• s 
c:olb a 
kc: = z; 
90 a o; 
sZ = 1; 
} 
1; 
a; 
1 
1 
I* idl• sent up to c: •/ 
I• 111essa9e on b lone; er than a •I 
I• collision set 'for b •I 
I• idle sent on to c •I 
I• 111essa9• on a longar than 0 •I 
I• collision set for 3 •I 
I• idl• sent on to c: •I 
u •sc;CZJ.bit_9 aa 1 )( I• 0,1 SeQ 
u ms;C2J.bit_9 :aa Q){ I• 00 on b 
•I 
•I 
•I 
•lse if CmsgCOJ.cit.9 aa 0 1& 111s9(2J.bit_Q aa 1){ /• 00 on a •/ 
ci_o = c1_b a 1; 
c:2_a = c1_a; 
c1_a = msqCOJ.bit_9; 
col11 = a; 
colb • 1; 
kc • o; 
sC a ili 
! 1 • 1; 
} 
•h• ( 
I• CO seq on both • and o •/ 
else if Cc:1 a =• 1 && c1 t =• 1)( 
if Cms9COJ.bit_9 •• ,-&~ ms;C2J.bit_Q 
cola = c; 
1)( /• idla continues •/ 
) 
} 
} 
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c:olb a o; 
c:1_a = c:2_a a c:1_b a cZ_b a 1; 
l<c: = o; 
) 
•lse if (~sgCCJ.bit_Y •= C t~ msgC2J.bit_9 == 1)( 
sC a a; 
s1 a 1; /• a rec:•iving start of new ~•ssaqe •/ 
cola a o; 
c:olb a 1; 
c:1_b a c:2_b a 1i 
cZ_a :a c:1_a; 
e1_a = ~s~COJ.bi~_9; 
kc: = c; 
} 
els• if (msgC2J.bit_9 =• C ~& msgCOJ.cit_9 == 1)( 
sC = Ci 
s2 = 1; I• b rec~i~in9 start of new ~•s~a9e •/ 
cola a 1; 
c:olb :a c; 
c:2_a = c:1_a = 1; 
cZ_c • c1_a; 
c:1_b :a ms~C2J.bit_9; 
kc = 2; 
} 
•ls• if (msoCCJ.bit_9 aa c ~& ~s9C2J.bit_Y == C>< I• 1,0 S•Q •/ 
ctiec:k(); 
) 
state_ 1 0 
{ 
} 
I• f~rintf(stdout1" IA_1 state 1\n"); •/ 
kc • o; 
if Ccara == 1){ /* parity error o" a -- c:na~g•s to su ~1 
c:2.a = c:1_a = 1; 
cola = 1; 
cola a o; 
s 1 = Oi 
so = 1; 
ms;C4J.u_ta?.idl•_in = OxF~i 
ms~~4J.oit_9 = 1; 
ms;C4:.bit_10 a Q; 
} 
els• i1 (c1_a == C && c:2_a =• O>< 
if (msgCCJ.oit_9 != C>< I• 001 seau•nc• -- changes to sO •/ 
) 
els•< 
eolb = J; 
c:1_a a 1; 
s 1 = u; 
so = 1 i 
} 
c2.a • c1_i; 
c1_a = ms~COJ.bit_9; 
) 
I• ~roc•s~in~ con,inu•~ in s1 
I• fprintf (stdout1" IA.1 
kc: = (.; ~tate 2 \n")i •I 
•I 
) 
} 
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i1 Coarc .aa 1)( /• ~or1ty error or b -- c~ang•s to sO •/ 
cZ_a a c:1 b a 1; 
cola :a J;-
c:olb a 1; 
!2 a a; 
sC = 1; 
~s;C4l.u_tag.idl•_in a OxFF; 
ms;C4J.bit_; a 1; 
~sg(4~.bit_10 a a; 
) 
else if Cc1 b aa C && c2_c aa 0){ 
if (msgC2J.bit_9 !a C>< 
cola = o; 
c1_b a 1; 
sZ = Q; 
SU = 1; 
) 
) 
else{ 
c:2_~ = c1_b; 
c1_b = ms~C~J.bit_9; 
} 
, .· 
I• forintf Cstdout, " IA_1 
c2_a .a c1_a; 
state 3 -- c:hang•s to sO\n"); •/ 
c:Z_b a c:1_b; 
c:1_a a c1_b a 1; 
cola a o; 
c:olb a a; 
s3 = a; 
sC = 1; 
:h•ck() 
{ 
if Cms;C~J.u_ta~.bits_a a• ~sgC2J.~.tag.bits_e>< 
I• ••ss•;•s eaual ~/ 
c:2_a = c:1_.; 
c2_b = c:1.bi 
c: 1 _a = c1_b = ras;CUJ.bit.9; 
kc: = c; 
cola = c:olb = a; 
} 
~ls• if Cms~C~J.u.tag.oits_e > ~sgC2J.u_t!g.oits.a>< 
else( 
kc: = 2; 
cola = 1; 
colt a c·; 
.c:2_a a c:1.ai 
c:1.a z 1; 
c:2_t = c:1_b; 
c:1_b = ms~C2J.oit_9; 
sC = a; 
s2 = 1; 
} 
kc: = c; 
cola = a; 
I• ms; a > msg b •/ 
I• ms; b > ms~ a •/ 
> 
colb = 1; 
eZ_a • c1_a; 
e1_a a ms;CJJ.bit_9; 
cZ.b = c:1_bi 
c1_c a 1; 
so = c; 
S 1 a 1 i 
) 
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r11qu•u•(key) 
long k•yi 
I• re•ove mess~q• Queue fifo */ 
{ 
} 
int errnoi 
if Cunlink(fifoname(key)) == -1 ~& arrno != ENOENT) 
syserr("unlink"); 
syserrCms;) I• print syst•~ call error ms; and ter~inates •/ 
char ••s;i 
( 
} 
I• 
ext•rn int errno, sys_nerr; 
extern ehar •sys_errlistCJ; 
fcrintf(staerr, "E~~C~: Xs (%d", ms;,•rrno); 
if Cerrno > 0 ~g errno < sys_nerr) . . 
f~rintf(stderr, "; Xsl\~", sys_errlistCerrnoJ); 
else 
forintf(staerr, ")\n"); 
exitC1>; 
,inc:luoe <stdio.h> 
~include <sys/errno.~> 
#include <sys/t~pes.h> 
~include <sys/stat.n> 
#include <fc:ntl.n> 
idefine ~AXO?EN 16 
~aefine NAPTIME 5 
~d•f ine P~CCE 0666 
.f d • f in • F ~ l S E •J 
.lidefine T;\UE 1 
long k~y~CJ = <11211,11212,11221,11222,11z31,11z3z); 
int sQ,s11s2,s3; 
int kc; 
int c1_a,c:Z_a,c:1_b,e2.b; 
int col•, colci 
int para, parb; 
static struct { 
lon; unuse-:ti 
lcn ·; key; 
union< 
•I 
c:har t>its_~; 
in't idle.in; 
) u_t~g; 
int bit_9; 
int bit.10; 
int coli 
int "iP•i 
} ms-;C6J; 
111ainO 
{ 
setbut(stdout, NULL)i 
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fprintf Cstdout,"I~_nodeZ has started exec:utin;.\n"); 
for Ck z Q; k < ~; k+22>< 
.if C(fd a op•n1ifo(k•ytCkJ, o_~OONLY)) az -~) 
syserrC"coenfifo"); 
if ((fa = ooenfifo(keyt(~ + 1J, C_wRONLY)) :z -1) 
sys•rrC"oo•nfifo"); 
} 
~1 •• .,c10>; 
sC = 1; 
s1 = s2 = s3 = o; 
i • o; 
~!?C4J.u.tag.idle_in = OxFF; 
msg~4J.bit_9 = 1; 
msg(4J.bit_10 = c; 
cola = c:olb = o; 
c1_a = c:2_a • c:1.b = c:2_t = 1; 
cara = oarb = Oi 
I• m•ssag•s received from ~orts A, :, ~nd C •I 
I• and confirmation rec:•ived •/ 
~or i ; >< 
t~r Ck . = Ci k < ci k++> 
lftS~(kj.pipe : J; 
if Ci < 1) 
r = 3; 
els• . ,.= s; 
for Ck = c; k < ri k+=Z>< 
if (rec:eiveCkayt(kj, ~"sgCkJ, 
sys~rr("r•c:eiv•">; 
s1zeofCms9CkJ)) == FALSE) 
I• f~ri~tf Cstaout,"IA_2 
f~rint"f Cstdcut," 
fprintf CstC:out," 
rec: ~•s:bits_s = Xc\n", ~s~rkJ.u.tE~.~its_3>; 
bit.9 = Xa\n", ms9[kJ.bit_;>; 
fprintf Cstdout," 
ms9CkJ.key a keyt~k + 1J; 
bit.10 = Xd\n", ~s~CkJ.bit.10); 
col.line = Xd\n", ~sg[kJ.colli 
if <s•naCkeytCk + iJ, &ms;CkJ, sizeof(~s9(kj)) as FALSE) 
syserr<"sena"); 
it Crec~iv•(keytCkJ, ~ms~(kJ, sizeo1Cms;CkJ)) == F4LSE> 
syserr("s~na"); 
if c~s~(kJ.pip• == 1) 
; 
al!• 
fpr1nt1(st~out, "Error in Seouence in IA_Z\n"); 
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) 
I• All checking to O• aone n•r• 
oar _ck() i 
if <sv aa 1) 
s·t. t• _O 0; 
•ls• if Cs1 :a 1) 
state_1(); 
els• i1 CsZ =• 1> 
s·t.·t._Z 0; 
•ls• state.30; 
C:)l.ck(); 
,.,, 
I• 
Messa;es sent out over thre• pi~es 
and eonf ir~atiwns r•c•iv•d 
I• ~•ssa~• from port C sent to oort A and a •/ 
for Ck • Q; k < ~; k+=2>< 
ms~(4J.p1c• = a; 
msg(4J.key = k~ytCk + 1J; 
if <s3 =• O>< 
it ( k 22 0) 
msg(4J.col = colai 
els• 
ms~C4J.col • colb; 
> 
*/ 
•I 
*' 
if <<send(kaytCk + 1J, ~ms;C4J, sizeofCmsoC4J>>> •= FALSE> 
syserr("5end"); 
} 
} 
} 
if ((reeeive(kayt(kJ1 \ms;(4J, sizeof(msgC4J))) :a ~ALSE> 
syserr("receive"); 
ms;C4:.ciP• = 1; 
msg(4J.key • keyt(k + 1Ji 
if <<send(keyt(k + 1J, ~msgC4J, sizeof(~s;C4J))) == FALSE> 
syserr("send"); 
i•+; 
k a a; 
ms;CkcJ.~iP• = Ci 
•sg(kcJ.key = keyt(~J; 
if <CsenaCkeytCSJ, &ms9CkcJ1 s4zeof(ms9(kcJ))) == FALSE> 
syserr("s•nd"); 
if CCraceiveCkeyt(4J, &ms9CkcJ, sizeofCmsg(kcJ))) == FALS:> 
syserrC"receive"); 
~sgCkeJ.pi~• = 1; 
msgCkcJ.key = keyt(SJ; 
it CCsendCkeytCSJ, !ms;CkcJ, sizeofCms;CkeJ))) == FALSE> 
sys•rrC"send")i 
openfifoCKey, flag~) 
lon~ ~ey; 
I• r•turn fifo fd •/ 
int f la9si 
{ 
static: struct{ 
lorg skey; 
in't sfdi 
}fitosCMAXOP:NJ; 
static int max = o; 
in 1: ii 
int f di 
char •'fifoi 
extern int errnoi 
extern c~•r •fifoname(); 
FILE •fdooenO; 
for Ci a Oi i < maxi i++)( 
} 
if CfifosCiJ.skey == key) 
returnCfifosCiJ.sfd)i 
fifo a fifoname(key); 
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it CmkfifcCfifo) == -1 &~ errno !• ceXIST> 
returnC-1>; 
if ((fd = openCfifo, flags I o_NCeLAY)) aa -1> 
ret~rnC•1)i 
if (flags aa O_wRONLY) 
setbuf(fdocen(fd, "w"), NULL)i 
else setbufCfdopen(fd, "r"), NULL); 
1.tos(maxJ.skey a key; 
fifosCmaxJ.sfa a fdi 
'ftax•+i 
return(fd)i 
) 
s'tatic char •f itoname(key) 
long keyi 
I• construct FIFO na•• from key •/ 
{ 
static char fifoC20~i 
sprintf (fifo, u/tmp/fifc%ld", key); 
return(f:.fo)i 
} 
mk'fifoCoath) 
etiar •p:athi 
( 
/* :1ake FIFO •/ 
returnCmknodCcath, s_:FIFC I FMCCE, Q)); 
} 
senaCastkey, buf, ncyt•s> 
lo"~ dstkeyi 
c:tiar ·~ufi 
int nbytasi 
{ 
> 
l.nt f di 
if CCfd a op•nfif0Cdstkey1 O.WRONLY)) aa •1) 
return CFt.LSE)i 
if Cwri~~(fd, buf, nbyt•s> •• -1> 
return CF4.LSf)i 
r•turn(TRUE); 
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long src:key; 
cnar •buf i 
int nbytesi 
< 
} 
if CC1a = openfifo(srckey, C_ROO~LY)) aa -1) 
return (FALSE>; 
~nil• CCnread = r•aaCfa, buf, nbytes)) == C> 
sle~p04A?TIME); 
if (nreaa == -1) 
ret~rn CFAL.SE); 
r-eturn CTKUf); 
car-_ck() 
( 
I• ~arity check for ~sg from ports a ana b •I 
) 
Dara : Oi 
i:>a,.c = o; 
for Ck = c; k < 3; k••2>< 
) 
n • ~sg~kJ.u_tao.~dle_ini 
~ = msgCkJ.bit_9; 
for Cb : Q; n != Q; n>>= 1> 
if Cn ~ 01> 
o++; 
for ( ; m !• a; m>>• 1) 
if Cm & C1 > 
o++; 
mod a b % z; 
if (mod aa ms~CkJ.bit_1u) 
it ck •= a> 
para • 1; 
else 
;)arb • 1; 
,. · 
col_ck() 
< 
I• collision check for ~sg from oort c · •/ 
} 
if <ms;C4J.col =• 1>< 
/•fcrintf Cstcout1 "IA_2 s! set \n">i•/ 
s3 s 1; 
so = s1 = s2 = o; 
} 
sute_oo I• idle or eaual messa9e9 on corts a and c •/ 
{ 
int eom~ a o; 
int eomb • c; 
int idle_a = o; 
int idle_b = ,, . ... , 
/•fcrintf Cstdout1 .. u_ 2 State 0 \n")i•/ 
11 (para == 1 &~ Pa rb == 1) < I* parity errors on botn port a and 
c2_a = c1_3 = 1; 
c2_t:> = c 2_i, = 1; 
cola = co lb = 1; I• collision sat on both a and b •I 
b •I 
m59(4J.u.ta9.idl•.in = 
ms;C4J.oit.~ = 1; 
ms;C4J.oit.1C = C; 
kc: = o; 
) 
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el~• if Ccara == 1>< 
c~.a • c:1.a • 1; 
c:Z.b = c:1.~; 
I• oarity error on oort a •I 
c:1.b = msgC,J.bit.9; 
c:ola • 1; I• collision set for a •/ 
colb = c; 
kc • 2; 
sC = Oi 
s~ = 1; I* nod• locked ~o oort c •/ 
} 
else if Coarb =• 1)( 
ci.b = c1 .. b = 1; 
c:Z.3 = c:1_a; 
I• ~arity •rror on oort b •/ 
c:1_a = msgCOJ.bit_9; 
c:ola = Oi 
colb = 1; /* collision s•t 1or c •/ 
k: = c; 
sC • a; 
s 1 = 1; I• node lock•d to oort a •1 
} 
I• no parity errors •I 
if Cc:1_a •• 0 i~ c1.o •• O>< 
if Cc2_a •• O>< 
if c~s~COJ.oit.9 •• O> 
e oma z 1 ; 
•ls• idl•.a • 1; 
) 
if Cc:2 a •• O>< if-Cms~C2J.oit_9 •• O> 
eo•b = 1; 
els• idle.I: • 1; 
} 
if Ceoir.a =• 1 ~~ oic11b =• 1>( 
enec:kO; 
) 
if <idle.a 
cola = G; 
colt: = a; 
I• o,o,a ~•Quenc• on a and b *' 
I• =oth a and b idle 
c:Z_a • c:1_a 
kc: = a: 
a cZ.b· • c:1.b = 1; 
I• idle sent uo to c •/ 
} 
•ls• if Cidl~-• :ra 1 ){ 
cola = c: 
c:olb a 1; 
c:1.a = c:z_a a 1: 
e2.b = c:1_bi 
c: 1 - 0 = ms;C2J.bit_o; 
I< c: = o; 
} 
els• i'f Cidh_b =· 1H 
cola = 1; 
c:olb :s c: 
c: 1 - b = c:Z_b = 1; 
c2.a = c1_a; 
c1.a = msgCOJ.bi't_9; 
Ire = 2; 
~ 
I• me~sage ·on b long•r than a •/ 
I• c:~llision set for ~ •I 
/* ~•ssage o~ a lon;•r t~an b •/ 
I• collisio" s•t ·for a •I 
I* idle sent on to c: •/ 
•I 
} 
} 
state.1() 
} 
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else if Cms;CO:.Dit.9 == 1 && ms;C2J.bit_9 == 1>< /• 0,1 sea •/ 
en•ck(); 
) 
elsa if <ms;COJ.bit.9 •• 1 ~& ms;C2J.bit.9 == u>< I• CC o~ b •/ 
eZ.a • c:1_a • 1; 
c:2_b • e1.bi 
e1.b • msgCZJ.bit_~; 
cola • 1; 
c:olb a ui 
kc • z; 
sO = o; 
sZ = 1; 
) 
•ls• if (ms;~OJ.bit.9 == 0 && ms9C2J.bit_9 == 1)( /• JC on 3 •I 
e~.b • c1.t: = 1; 
:2.a • e1_a; 
c1_a • ms;COJ.b1t_9; 
c:olei • a; 
eolb a 1; 
kc: • c,; 
so = o; 
s1 = , ; 
) 
e!iec:k 0; 
) 
I• IA.Z CO seq on oo~n a and b •/ 
else if Ce1 a •• 1 !.~ e1 b •= 1){ 
1f CmsoCOJ.bit.9 •• 1-t~ MS~(2J.bit_9 •• 1)( /• idl• continues •/ 
cola • o; 
) 
colb = o; 
c1.a = c:Z_a • c1.b = c2.o = 1; 
kc • c; 
} 
•ls• if (msgCCJ.bit.9 •• C ~& ms;C2J.b1t.9 == 1){ 
sO = Ci 
s1 = 1; /* a r•c•iving start of new message •/ 
cc!a a o; 
colb • 1; 
e1.~ • c2.b • 1; 
c2_a = c:1.ai 
c1_a • ms~COJ.b1t.9i 
kc: = Ci 
) 
else if C~s~Cij.bit_9 == 0 ~& ms~CO).bit.9 == 1){ 
sC = o; 
s2 = 1; /* b r•ceivin; ~tart of ~•w ~essaQ• •I 
cola • 1; 
eel!:> = o; 
cZ_a = c1_; ~ 1; 
c2.b • e1_o; 
c:1_b = ms~C2J.oit_9; 
kc: = 2; 
) 
els• if Cms~tCJ.bit.9 •a C && ms~C2J.bit.9 as Q)( /• 110 StQ •I 
c:r.ec:kC)i 
) 
{ 
} 
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/•forintfCstdout," 
ke = c; 
state 1\n")i•/ 
if <oara :ss 1>< 
I• IA_2 parity error on ~ -- changes to sO •I 
c2_a = c1_a = 1; 
eola = 1; 
eol::. = o; 
s1 = o; 
sC = 1; 
~s9C4J.u.ta~.idle_in a OxFF; 
~s~(4J.bit_9 a 1; 
ms;C4J.bit_10 = a; 
} 
els• i1 Ce1 a :ss C ~& e2_a =• O>< 
if Cms~CGJ.bit_9 != Cl( 
I• IA_2 001 s•quence --chan~es to sC •I 
) 
colb s a; 
e1.a = 1; 
s1 :I a; 
so = 1; 
) 
I• IA_2 processing continu•9 in s1 •/ 
c2.a = c1_a; 
c1_a = ~s;COJ.bit_9; 
) 
.. · 
/•fgrintf Cstdout," IA_2 
ke a ;.; 
St3te Z \n")i•I 
if <oa,.o == 1)( 
e2.c = e1.b :s 1; 
cola = o; 
eolb = 1; 
sZ = Q; 
sC = 1; 
I• IA_, parity er,.cr on ~ -- chang•s to sO •/ 
ms;C4J.u.tag.idle.in = OxFFi 
~s;C~J.oit.7 :s 1; 
ms~C4J.bit.10 = Q; 
) 
•lse if Cc1.o == C && e2.b :a O>< 
if (ms~C2J.oit_9 != ~>< 
cola = ui 
c1.b :s 1; 
s2 = iJi 
so = 1; 
) 
c2_b = c1 .. bi 
I• IA.2 001 seau•nce -- c~ang•s to sC •/ 
I• IA.Z orocessin; cont~nues in sZ •I 
e1_c = ~s~C2J.bit_o; 
) 
( 
} 
/•fprintf(stdout1" 
cZ_a = c:1_a; 
cZ_b a c1_b; 
c1_a a c1_b = 1; 
cola = o; 
colb = o; 
s.3 :I o; 
sv = 1; 
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stat• 3 -- c~anges to sO\n")i•/ 
check() 
{ 
} 
4f Cms~COJ.u_ta;.oits_o == ~sgC2J.u_ta9.bits_~>< 
c2_a = c:1_a; 
c2_b = c1_o; 
c1_a = c1_o = msgCOJ.bit_~; 
kc s c; 
cola s colo = a; 
> 
I• mes~ag•s equal •/ 
•ls• if Cms~COJ.u_tag.bits_! > ms9CZJ.u_ta9.bits_S>< 
else{ 
kc = z: 
cola = 1; 
c:olb = o; 
cZ_a = c:1_a: 
c:1_a • 1; 
c2_b • c:1_b; 
c1_b • ss;C2J.oit_9; 
sC = o; 
sZ = 1; 
) 
kc: = o; 
col3 : o; 
c:olb = 1; 
cZ_a = c:1_a; 
c:1_a = msgCOJ.bit_~; 
c2_b = c1_b; 
c:1_b :I 1; 
sC = Q; 
s 1 = 1; 
} 
I• msg a > msg b •/ 
I• msg b > asg a •/ 
l"tnQueue(k•y) 
lon~ keyi 
I• remove ~•ssage Queue fi~o •/ 
( 
> 
int errno; 
if (unlink(fifon2me(key)) == -1 ~& errno !: ENCENT) 
syserr("u~link")i 
extern int errno, sys_nerr; 
extern char •sys_errlistCJ; 
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f~rintfCstd•rr, "E~~OR: ~s (Xd", ~59,errno); 
if (errnc > 0 ~~ errno < sys_nerr) 
farintf(stderr, "; %3)\n", sys.•rrlistCerrnoJ); 
fprintf(3td•rr, ")\n">; 
••itcn; 
} 
~include <stdio.~> 
#include <sys/errno.n> 
dinc:lud• <sys/tyces.h> 
iinclud• <sys/stat.h> 
~include <fcntl.n> 
~d•fin• ~AXCPEN 16 
•c•fin• NAPTIME 5 
*d•fin• PMOOE 0666 
•<ufine FALSE 0 
~d•fine TRUE 1 
~a.nod•1 
lon; keyt() • (12111112112112121112122112131112132}; 
int s01s11sZ1s3; 
int kc; 
int c1.aic2_a,c1_b,c:Z_bi 
int col~1colb; 
int p-.ra,parb; 
~t3tic: struct ( 
long unus•di 
long key; 
union{ 
cnar bits_!; 
int idle.in; 
} u_ h1g; 
in't Dit_9; 
int b1t_10; 
int coli 
int pipei 
) ras:;C6J; 
:uinO 
{ 
setoufCstdout1 NULL>i 
fpr1ntf Cstdout1"IS_node1 has started executing.\~"); 
syst•• C"nic:• --10 II~_node1 ~"); 
for Ck = Q; k < 6; k+=,>< 
it CCfG = openfitoCkeytCkJ, O.~OONLY)) == •1) 
syswrr<"op~nfifo"); 
•I 
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if ((fd a op•ntifo(keytCk • 1J, ~-w~ON~Y)) == -1> 
syserr("openf1fo"); 
> 
"l••o<10>; 
so = 1; 
s1 = s2 • s3 a o; 
i • a; 
ms9C4J.u.tag.idl•.in a uxFF; 
ms~C4J.oit.9 = 1; 
~s;C~J.oit.1C • Ci 
cola a colb = o; 
c1.a = c2.a = c1.b = c2_c = 1; 
g.ara = garb a a; 
I• messag•s rec•ived tram ports A, a, •nd C •I 
I• lnd confir~a,ion receiv•d •/ 
for ; ; ){ 
for Ck a a; k < 6i k++) 
~s;Ck~.pipe = o; 
if Ci < 1 > 
r = ~; 
else r a 5; 
tor Ck = Oi k < ri k+•2>< 
if CCr•c•iveCk•ytCk~, ims;(kJ, si~•ofC~s~CkJ))) == FALS~> 
syserr("receive">; 
/•fprintf(stcout,"I~.1 - r•c 
fgrin'tf Cs'tdout1" 
fprintf Cstdout1" 
fprin'tf (stcout1" 
*' ~sg(k].key a k•yttk + 1Ji 
mes:bit~_a = %c\n", msgCkJ.u_ta~.bits.3>; 
bit.9 = Xc\n", ~sgCkJ.oit.9); 
oit_1C = %d\n", ms~Ck1.cit.10>; 
col.lin• s Xc\n", ~s9[kJ.col)i 
if CCsendCkey't(k + 1J, ~~s9(kJ, sizeofCms~CkJ))) •= FALS:> 
sys.trrC"s•nd,.)i 
if Creceive(keyt[kJ, t~sg(kJ, sizeof(ms;CkJ)) == FALSE) 
syserrC"r•c•ive"); 
if Cms;(kJ.pie• == 1) 
. , 
els• 
fprintf Cstdout1 "Error in SeQuence in IS.1\n"); 
) 
I• 
par.ck(); 
if CsO a:s 11 
~""t3te.O <>; 
All checking to be do~• h•r• 
•lse if Cs1 == 1) 
state.1(); 
else if Cs2 == 1) 
state.C.<>; 
•ls• s'tate.30i 
col.cl((); 
I• 
'* 
M~ssa,es s•nt · out over three gi;es 
ana confirmations r•c•ived 
I• m•ssa~e from port C sen~ to port A and a •/ 
for {k = c; k -< 3; k+:t2)< 
~s;C~J.pic• = o; 
ms9C4J.key = keytCk + 1Ji 
*I 
•! 
•I 
if Cs3 == O>< 
if Ck == O> 
ms;C4J.c:ol a cola; 
els• 
msg(4J.c:ol • c:olbi 
) 
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i1 CCsendC~eytCk + 1J, 1msgC4J, si%eofCms~C4J))) =• FALSE> 
sys•rr("s•nd"); 
if ((receive(keytCkJ, &msgC4J, sizeof<•s;C4J))) aa FALSE> 
sys•rr("r•ceiv•">; 
msg(4J.pi~• = 1; 
msg(4J.key = k•ytCk + 1J; 
if CCsenaCkeytCk + 1J, &ms~~4J, sizeof(ms~C4J))) =• FALSE) 
sys•rrC"s•nd"); 
) 
I• me3sage tak•n from port 4 er S and sent to port C •I 
i++; 
~sg(kcJ.pip• = c; 
msoCkcJ.key a K•y~CSJ; 
if CCsend(k•ytC5~, &ms•CkeJ, siz•o1(msg(kcJ>>> == FALSE> 
syserr<"s•nd"); 
if ((receive(k•yt(4J, &m3~CkcJ, si:eof(rs;CkcJ))) =• FALSE> 
syserr("receiv•"); 
ms9CkcJ.~iP• • 1; 
•so(kcJ.k•y a keyt(~J; 
if CCsendCk•yt(SJ, &ms;(kcJ, siz•of(msoCkcJ>>> == FALSE> 
syserr("sena"); 
} 
) 
~P•nfifo(k•y, f la;s> 
lon9 key; 
int fla;s; 
< 
static: struct< 
long skey; 
int ~ f d; 
}f ifos(MAXCPENJ; 
static int max = a; 
int ii 
int fa; 
char •fifoi 
•xtern int errno; 
extern char •fifonameC>; 
FILE • faopenO; 
for Ci = Q; i < maxi i++)( 
} 
if Cfifos(iJ.skey == key) 
re~urnCfifasCiJ.sfd)i 
fifo = fif~nam•<key); 
if CmkfifoCfifo1 == -1 && •rrno !a EEX!ST> 
r-•'turnC-1); 
I• return fifo fd •/ 
if CCfd = openCfif~, fla~s I o_NCeLAY)) aa -1) 
returnC-1); 
if (flags == C_wRONLY) 
setbufCfdog•nCfd, "~"), NULL); 
else s~~buf(fac~en(fd, "~"), NULL); 
fifos(~axJ.skey = key; 
titosCmaxJ.sfd = tdi 
~ax++; 
retwrn(fd); 
} 
static char •fifoname<k•y> 
lone; key; 
< 
static char fifc(2Q~; 
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. /• construct FIFO nama from ~•Y •I 
sprintf(fifo, "/tmo/fifo%ld", key); 
return(fifo); 
} 
mk~ifoCsuth) 
char •pathi 
{ 
I• make FIFO •I 
return(mknod(cath1 s_IFIFC I PMOoe, Q)); 
} 
s•nd(dstk•y, auf, nDyt•s> 
long dstk•yi 
c:nar •but; 
int noytesi 
{ 
int ta: 
/* send ••ssa;~ •I 
if ((fd • ooenfifo(dstk•y, o_w~ONLY)) aa -1) 
return CFAl.S:>; 
) 
if (write(fd, ouf, "bytes> •• -1> 
return CFAL.SE); 
returnCT~ue>; 
r•ceiv•<src:key,buf ,nbytes) 
long srcke)'i 
char •but; 
int nbytesi 
{ 
int fd., nread; 
I• receive messa;• •I 
if CCfd = openfifoCsrc:key, O_~OONLY)) as -1> 
ratul'"n Cl=ALSeli 
> 
whil~ CCnread = readCfa, buf, nbyt•s>> == 0) 
sl~ep(NA?TIME); 
if (nread •= -1) 
r•turn CFALSEli 
r•turn CTRuE>; 
par c:k 0 
{ -
I• parity check for ~s; fro~ ports a and b •/ 
oara = a; 
oaro = a; 
for Ck = Ji k < ~; k•=2>< 
} 
} 
n = ms~CkJ.u_ta;.idl~_in; 
m = ~sgCkJ.b1t_~; 
tor Co = ui n != Q; n>>a 1) 
if Cn ~ C1> 
:)++; 
tor ( ; m !2 a; m>>= 1) 
if Cm ~ C1 > 
o++; 
mod = b r. 2; 
if (mod :2 ms;CkJ.bit_10> 
it Ck =~ C> 
para = 1; 
•ls• 
parb = 1; 
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c~l_ek() 
{ 
I• collision c~eek for msg from port c 11:/ 
} 
{ 
if <•sg{4J.eol a: 1){ 
/•fprintfCstdout, " 
s3 a 1; 
sO = s1 a s2 = Ji 
} 
I!_ 1 s3 s•t \n")i•/ · 
iale or •Qual m•~s~ges on ports a and b •/ 
int •oma a o; 
int eomb = c; 
in~ l.dl•_a = a; 
in't idl•_b = o; 
/•fcrintf Cstdout, " I~_, 
if C~ara == 1 '& carb == 1){ 
cZ_a = e1_a = 1; 
c:Z_o = cZ b = 1; 
cola = coib = 1; 
ms~C4J.u_tag.idle_in 
msQ~4J.bit_9 = 1; 
ms;C4J.bit_1C = Ci 
!<e = o; 
} 
elsa if (para == 1){ 
c2_a = c1_a = 1; 
eZ_b = c:1_b; 
else 
c:1_o = ms;C2J.bit_9; 
col• = 1; 
colc = a; 
kc: = z; 
SU = c; 
s2 = 1; 
} 
i'f (garb == 1 ){ 
c:Z_b = c: 1 _ b = 1 ; 
c:Z_a = .C 1 _ai 
c 1 _ :1 = ms;COJ .b1t_9; 
cola = o; 
co lb = 1 ; 
kc = ... \J, 
SU = c; 
State C \n")i•/ 
I• parity •rrors on both port a and ~ •I 
= uxFFi 
I• collision set on both a and b •/ 
I• idl• m•ssa9• ;enerat•d •/ 
I• state does not c~an;e •/ 
I• collision s•t fer a •/ 
I• node locked to port b •/ 
I• collision set for b •/ 
els• ( 
s 1 = 1; 
) 
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I• nod~ locked to port a •/ 
I• no parity errors 
if Cc:1_a == 0 ~& c1_b a: Q){ 
if Cc:Z.a •• O>< 
if Cms;COJ.ait.9 == O> 
•Oi'IUI : 1 i 
el!• ial•-• = 1; 
} 
if Cc:Z_b =• O>< 
if Cms~c2:.cit_9 •= O> 
•omb = 1; 
el!• idle.b = i; 
} 
if c~o~a == 1 ~& ~omb == 1)( 
check(); 
) 
els• 
'* 
Q,Q,Q seQuence on a •I 
I• Q,Q,Q s•Quenca on c •/ 
c,o,c saQuenc:e on a and b •/ 
I• bot~ a and b idl• *I if Cidle_a 
cola = a; 
c:o!b = o; 
c:Z_a • c:1_a 
kc a o; 
• c:Z_b • c1.b = 1; 
I* idle sent ug ~o c •/ 
) 
else if Cidl•.~ - ·· 1>< 
cola = Ji 
colb : 1; 
c1.a a c2.a = 1; 
cZ.c = c:1_c; 
c:1.o • ~sg(2J.bit_9; 
kc a o; 
) 
alse if Cidl•_b =• 1)( 
cola = 1; 
colc • c; 
c1.c • c:2.b • 1; 
c:Z.a a c:1.ai 
c:1.a = ~s9COJ.bit_9; 
kc = '-i 
} 
I• m•ssa9e on b long•r than a •/ 
I• idle sent on to c •/ 
I• ~•ssa9e on a longer than b •/ 
I• collision set 4 or a •/ 
I• idl• sent on to c •/ 
els• if (ms~COJ.bit_Q =· , && ms~CZJ.bit_9 == 1)( /• c,1 S9Q •/ 
ct,.ckC)i 
) 
else if Cms~CCJ.bi~~Y =• 1 i& ms;C2J.bi~_9 == ~)( /• 00 on b •/ 
cZ_a • c1_a a 1; 
cZ_b = c:1_c; 
c:1_b = ~sg(2J.bit_9; 
cola = 1; 
c:o!t: = c; 
kc: a z; 
so = o; 
s2 = 1; 
} 
els~ it Cms~COJ.bit.9 == 0 && msgCZJ.bit_Q == 1){ /• CC on a •I 
c:2.b = c1.b = 1; 
cZ.1 a c1.ai 
c1.a • ms9COJ.bi~_9; 
cola = Oi 
c:olb = i; 
kc: = a; 
so = o; 5, = 1; 
} 
} 
} 
} 
els• ( 
c:nac:k(); 
) 
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I• CC s~a on both ~ and b •/ 
else if (c:1 a == 1 && c1 b == 1>< 
11 Cms9COJ.b1t_9 aa 1-&~ msg(2J.bit_~ a: 1>{ /• idl• continues •/ 
cola a a; 
} 
colb = o; 
c1_a = c:Z_a = c:1_c = c:Z_b = 1; 
kc = Ci 
) 
~lse if c~s;COJ.oit_9 == a ~& msgtZJ.bit_; == 1>< 
sC = Ci 
s1 = 1; /• a receiv1n9 start of new ~essage •/ 
cola = o; 
c:olb = i; 
c:1_b = c:Z_o = 1; 
c:2_a = c:1_3; 
c:1_. = ~s,co~.bit_9; 
kc: = c; 
) 
else if CmsoC2J.bit_9 aa 0 && msgCOJ.bit_9 == 1>< 
sC a a; 
s2 = 1; I• b r•ceiving start of new eessage •I 
cola = 1; 
cc4o = o; 
c:2_a = c:1_a a 1; 
c:Z_b a c:1_o; 
c:1_b a ~sgC2J.bi~-~; 
i<c = 2; 
) 
•ls• if CmsgCOJ.bit_9 == 0 i& msgC2J.bit_9 == C>< I• 1,c sea •/ 
ctiec:kOi 
) 
sta'te_ 1 0 
{ 
/•fprintf Cstdout," 
kc: = a; 
state 1\n")i•/ 
i1 (gar-a == 1>< 
I• I!!_1 
c2_a = c: 1 _a = 1; 
cola = 1; 
c:olo = o; 
s1 = o; 
s~ = 1; 
ms~C~j.u_tag.idle_in = OxFF; 
~sgC4J.bit_9 = 1; 
msgC4J.bit_10 = a; 
) 
else if Cc:1_a == C ?~ c:2_a =• Q){ 
if <ms;CCJ.ait_9 != CJ< 
co lb = a; 
c1_a = 1; 
s1 = o; 
so = 1; 
) 
) 
else{ 
parity error on a -- changes to sO •/ 
) 
c:Z_a = c1_a; 
c:1_a = msgCOJ.bit_9; 
} 
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I• IS_1 crocessing continues in s1 •/ 
sta ·u_2 0 
( 
} 
} 
/•fprintf Cstdout," I3_1 
kc • z; sta'te 2 \n");•/ 
if (carb == n ( 
eZ_o :s c:1_b = 1; 
cola = Ji 
c:olb = 1; 
s2 = o; 
so :s 1; 
~s;C4:.u_t~~.idle_in • OxFFi 
~s;C4J.bit_~ = 1; 
~sg(4~.Dit_10 = Oi 
} 
carity _ erro~ on b -- c:h~n;•s to sO •/ 
•ls• if Cc:1_o =• C i& cZ_b •• O>< 
if Cms?C2J.oit_9 != C>< 
c:~_a = 
c:Z_b = 
c:1 _a = 
cola = 
c:o lb = 
s3 = o; 
SU = 1; 
c:ola • o; 
c1.o = 1: 
sZ • Oi 
so = 1; 
} 
) 
else{ 
c:1_~; 
c:1_c; 
c:1_b 
o; 
o; 
c:2_b • c1_bi 
c:1_b • msoCZJ.bit_~; 
) 
= 1 ; 
I• CC1 seQuenc:e -- changes to sC •/ 
I• grocessin~ continues in s2 •/ 
I• state 3 -- c:hano•s to sO •I 
chec:kC) 
{ 
if Cms;COJ.u.ta;.oits.8 == ms~C2J.u.tag.bits.~){ 
cZ.• s c1_a; 
c:2_b = c:1_b; 
c1.~ = c:1_b • ms;COJ.bit_9; 
kc: = o; 
cola =. c:olb • c; 
) 
I• messages •~ual •I 
~ls• if CmsoCOJ.u.ta~.cit5_e > msgC2J.u_tag.bits.S>< 
I• msg a > ~sg b •/ 
kc = 2; 
} 
c:ala = 1; 
c:olo a c; 
e2_a = c:1.ai 
c:1_a a 1; 
e2_t = c1_b; 
c:1_o a ms;C2J.bit_9; 
sC a c; 
s2 = 1; 
} 
l<e = o; 
c:ola = o; 
c:o~b a 1; 
c:2_~ a e1_a; 
c:1_a = ~s;COJ.bit_9; 
c:2_o a c:1_b; 
c:1_b = 1; 
sC = o; 
s1 a 1 i 
) 
r-mQueu•<kay) 
long k•y; 
( 
int errno; 
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I• ~sg b > msg a •/ 
if (unlink(fifon~me(key)) == -1 ~& errno != ENOENT) 
sys•rr<"unlink"); 
} 
I• grint system call errcr msg and t•r-~inat•s •/ 
c:nar •ms;; 
( 
•x~ern int errno, sys_nerr; 
••tern c:nar •sys_~rrlistCJ; 
fgrintf(stdarr, "ERROR: Xs C%c", ms~1•rrno>: 
if Cerrna > 0 ~~ errno < sys_nerr> 
fprintf($td~rr1 "; ~s)\n", sys_•rrlistCarrnoJ>; 
} 
I• 
else 
f~rintf(stderr, ")\n"); 
exit<1); 
•include <stdio.h> 
•includ• <svs/1rrno.~> 
#inc:lud• <sys/types.h> 
tinc:lud~ <sys/stat.n> 
=i~c:lude <fentl.n> 
#a. fin. M .\ x 0 p EN ·1 6 
•a•fina NA~TIME S 
#defin• PMOCE 0066 
#aefina ;:ALSE 0 
Darall•l Ynet· •I 
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.1aefin• TRU! 1 
long keyt(J a C12211112212112221112Z221122311122!Z}; 
int s01s11sZ1s3; 
int Ice; 
int c:1_a, cZ_a, c1_o, c2_b; 
int cola1 colb; 
int p~ra,parbi 
static struct < 
long unused; 
lon; key; 
~nion{ 
char bits_~; 
int idle_ini 
) u_ta9; 
int bit_~; 
int bit.10; 
int coli 
int pigei 
} ms;C!»Ji 
!Y!ainO 
( 
setcutCst~out1 NULL); 
fprintf Cst~out1"IB_nodeZ has start•d ex•cuting.\n")i 
I• ~amed ~ifos ar• eg•ned . for 2nd level •I 
tor Ck = Oi k < ~; k+•2>< 
if ((fa = o~enfifcCkeyt(kJ, 0-~~0NlY)) :a -1) 
S'JS•rr("openfifo"); 
if CCfd = openfifo(keytCk + 1)1 O.WRONLY)) a: -1> 
syserr("or::an'fifo"); 
) 
sle•p(1Q); 
so = 1; 
s1 a s2 = s3 = o; 
i = a; 
ms;C4J.u.tag.idle_in = OxFF; 
•s~C4j.bit 9 = 1; 11s~C4J.oit:10 = o; 
c:ola a c:olb = o; 
c:1_a = c:2_3 = c:1_o = c:2_b = 1; 
para :: parb :: o; 
tor ( ; 
~or 
if 
; >< 
(k = 
I• ~•ssa;•s r•c:~iv•d ~ro~ oorts A, a, and C •I 
I• and confirmations received •I 
(j; k < e; k++) 
11SQ(l<j.gipe s ,.. . ·-, 
Ci < 1) 
,. 
= 
~. 
_, 
else ,. = s; 
for Ck = c; · k < ri k+=Z>< 
if CreceiveCkeytCkJ, &msgCkJ, sizeofC•s;(kJ)) == FALSE> 
syserr("rec:~ive">; 
/•1printfCstdout,"Ia_z rec m•s:oit~_s = %c\n", rns9CkJ.~_ta7.bits_s>; 
fprintf (~tdout1" bit_; = Xd\n", ~sg(kJ.bit_9>; 
) 
I• 
fp,.intfCJtdout,•• 
fp,.intf (stdout1" 
•I 
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ms~C~J.k•Y a k•yt(k + 1j; 
bit_1C = ~d\n", ms;(kJ.bit_1C); 
c o l _ l i n • = % a \ n·" , n: s g ( k J • c o 1 ) ; 
if CCsend(keytCk + 1J, ~ms~(kJ, sizeof(msg(kJ})) == ~ALSE> 
sy~er-r<"send"); 
if CreceiveCkeyt(kJ, imsg(kJ, s1:eof<ms9CkJ)) =• FALSE> 
5yse,.rC"r-eceiv•">; 
if c~sgCkJ.pi~• •• 1> 
; 
•ls• 
f~r-intfC~tdout, "Error in Sequence in I3_Z\n"); 
All checking to b• don• n•r-• •I 
par- _ck 0; 
if c ~a == 1 > 
state_O O; 
els• if Cs1 == 1> 
state_10; 
else if Cs2 == 1> 
state_2C); 
•ls• state_3o: 
col_ck 0; 
M•ssAges sent out over three Dices 
•nd conf ir-mations ,.•c•ived 
I• message from port C sent to oort A and B •/ 
for Ck • o; k < 3; k+•2)( 
111sg(6tJ.pip• = o; 
m!;C4J.key = keyt(k + 1J; 
if Cs3 == OH 
if Ck == C> 
~sgC4J.col = col3i 
els• 
ms;C~J.col = colbi 
} 
•I 
•I 
if CC!endCkeytCk + 1J, ~ms;C4J, sizeof(ms~C4J))) == FALSE> 
syserrC"send"); 
) 
if CCreceive(keyt(kJ, &ms;C4J, . sizeofC~sgC4J))) == FALSE> 
syserr<"r•c•ive"); 
msg~~J.ci~• = 1; 
ms9(4J.key = keyt(k + 1Ji 
if CCse~a(keyt(k + 1~, ~ms;(4J, sizeofCms~C4J>>> == F~LS:> 
syserr("s•nd"); 
I• ~•ssa;a taken from ~ort A or o ana sen~ to por~ C •I 
i++; 
~sg(kcJ.~i~· = o; 
msg(kcJ.key = keyt(SJ; 
it CCsend(k•ytCSJ, ems9C~~J, $iZtof<m1~CkcJ>>> s~ FALS~) 
systlrrC 0 send"); 
if C<r•ceiveCkeytC4J, &•sg(kc], sizeo1C~sg(kcJ>>> == ~ALSE> 
syserr<"receiv•">; 
ms;CkcJ.pi~• = 1; 
m!g(kcJ.key = keytC~J; 
if CCsendCkeytCSJ, &ms;CkcJ, ~izeof(msgCkcJ>>> -- FALSE> 
sy~er,.("send"); 
} 
) 
op•nfifo(kay, flags> 
lon; key; 
int 'flags; 
( 
sta'tic: struct< 
long akey; 
int sf:J; 
Hifos C~AXOPENJ; 
static int max = a; 
int ii 
int t~i 
cnar •fifoi 
•xtern int errnoi 
•xtern char •fifon3me(); 
i:tL: •faoc:;en(); 
tor Ci a Gi i < maxi i++)( 
) 
if CfifasCiJ.skey a: key> 
r•turnCfifos(iJ.s'fd)i 
fifo a fifoname(k~y); 
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if CmKfifo(fifo) =• -1 ~g errno !a EEXIST> 
return(-1); 
if CCfd = ooen(fifo, flags I o_~CELAY)) =• -1> 
return(-1)i 
i1 (flags :a C_~RONLY) 
setbuf(fdopen(fa, "w"), ~ULL)i 
•lse s•tbuf Cfdopen(fd, "r"), NULL)i 
fifosCmaxJ.skey = k•y; 
f1fosC~axJ.sfa = fdi 
"'ax•+; 
r•turn(fd)i 
) 
static c:~ar •fifon3me(key) 
long kayi 
{ 
static char fifoC2QJ; 
sorintfCfifo, "/tmc/fifoXld", key); 
returnC1ifo)i 
) 
.,,kfifoCpath) 
char •pathi 
{ 
I• make FIFO •/ 
I• construct FIFO na~• from key •/ 
returnCmknod(path1 s_IFIFC I PMO~e, Q)); 
) 
send(astkey, but, nbytes) 
lon; dstkey; 
char •bufi 
int ncytesi 
{ 
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int f :Ji 
if ((fd a opanfifcCdstkey, C.wRONl.Y)) :a -1) 
return CFA&.Sc)i 
) 
if c~rite(fd, buf, nbytes) a• -1) 
return CF=il&.SE)i 
returnCTRUE)i 
r•c•iv•Csrck•y1buf1nbyt•s> 
long srckeyi 
cnar •buf i 
int novt•si 
{ 
I• receive _ messa~• •I 
if CCfa = ogenfifo<srekey, C.RCONLY)) == -1> 
rflturn (CALSE)i 
) 
while CCnread • read(fa, buf, nbyt•s>> =• Q) 
sl•eo(NAPT!ME)i 
i.f Cnread :z: -1> 
return CFAl.SE)i 
return CTRUE)i 
par_c:k() 
< 
) 
para .: o; 
oarc = o; 
tor (k = o; k < ;; k•=2>< 
} 
n = ms~CkJ.u.ta?.idl•.~n; 
m = msgCkJ.bit_9; 
for (b = a; n != o; n>>= 1) 
if (n ~ en 
o++; 
for c ; m != a; ~>>= 1) 
if Cm & C1> 
t•+; 
mod = !> % 2; 
if (mod == ms9CkJ.bit_10) 
if Ck == Q) 
para = 1; 
else 
oarb = 1; 
col.ck() 
{ 
I• :ollision cheek for ms; from port e •/ 
} 
if (m$;C4J.c:ol == 1){ 
/•fprintf(stcout1 " i9_2 
~3 = 1; 
so = s1 = s2 = a; 
} 
state CO I• idle er equal m@ssa9es on ports a and b •/ 
{ 
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i.nt •oma = c; 
int eomb = o; 
int idle_a = a; 
i.nt 1dle_b = a; 
/•f~rintf Cstdout, " Ia_2 Stat• C 
if C~ar~ == 1 &~ parb =• 1>< I• 
cZ_a = c1 a • 1; 
c2_o = c2:o = 1; 
cola = colb = 1; 
~s;C4J.u_ta~.idl•_in = OxF~; 
msg(~J.oit_9 = 1; 
ms;t~J.bit_1C = c; 
kc = a; 
} 
else if (p~ra == 1>< 
c,_a = c1_a 2 1; 
c2_b = c1_b; 
e1_b = ~s~C2J.oit_9; 
cola = 1; 
colt: :I a; 
kc = 2; 
so = o: 
sZ = 1; 
} 
els• if C~aro =• 1)( 
cZ_b a c:1_b = 1; 
c2_a a c1_3; 
c1_a • msoCOJ.b1t_9; 
cola = o; 
colb = 1; 
kc = o; 
sC :s 'Ji 
s 1 = 1; 
} 
else { 
if Cc1_a == 0 ~& c1_b == Q){ 
if Cc2_a == Q){ 
if Cms;:CJ.bit_9 :s O> 
eoma = 1; 
•ls• idle_a • 1; 
} 
if CcZ_a == O> { 
if c~s,C2J.oit_9 =• O> 
· ao111t = 1 ; 
else 1dle_b = 1; 
) 
if (eoma == 1 e~ ~om~ == 1)( 
chec:kC); 
} 
\n")i•/ 
parity errors on both gort a and b •/ 
I• collision set on both a anc t •I 
I• idle message ;en•rateo •I 
I• state does not c:nan9• •/ 
I• parity error on oort a •/ 
I• collision s•t for a •I 
I• node lock•d to gort b •I 
I• garity error on port b •/ 
I• collision set for b •/ 
I• no ~arity errcrs •I 
I• Q,C,Q seQu•nce on t •/ 
I• c,c,o seouenca on a and b •/ 
else if Ciale_m == 1 ~& idle_b == 1){ · /• bo~h a and b idle •/ 
cola = c; 
c:olo = c; 
c:~_a = ·c1_a = c:Z_c = c1_b = 1; 
kc = o; /• idl• !ant up to c •/ 
) 
else if Ci::2le.a == 1 )( I• ~•ssage on b longer than a •I 
cola = a; 
colt = 1 ; I• collision set 1or b •/ 
c: 1 _a = c:z_-a = 1; 
c2_b = c: 1 _ o; 
els• 
else 
else( 
) 
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c1_b a ~s;CZJ.bit_~; 
kc: a .;;; 
) 
if Cidla_b =• 1>< 
cola • 1; 
col., • a; 
c:1_o a c2_b a 1i 
c2_a a .:1_a; 
c1.a a ms;COJ.bit_Q; 
kc: • 2; 
) 
I• 
I• 
m•s!a;• on a lon;•r than b •/ 
collision s•t for a •/ 
if Cms9(0J.oit~9 •• 1 1~ msgCZJ.bit_Q za 1)( /• Q,1 s•a •/ 
check(); 
) 
if <~sqC~J.bit.9 =• 1 i& msoCz:.oit_9 == C>< /• 00 on b •/ 
c~.a s c1_a a 1; 
c2_b = c1_bi 
c1_b • ~sr.t2:.bit_9; 
cola a 1; 
c:olb • a; 
kc :a z; 
su • o; 
s2 • 1; 
> 
if <•sgCCJ.bit.9 •• 0 '' •soC2J.bit_Q •• 1){ /• CO on • •I 
c2_o • c:1_b • 1; 
c:2_a a c:1_a; 
c1_a • msgCOJ.oit_9; 
cola • a; 
colo • 1; 
kc: • o; 
so • o; 
s 1 • 1; 
) 
c:t,.c:k(); 
) 
,. · 
!• OC seq on both a and b •/ 
•ls• if (c1_a •• 1 &1 c:1_b •• 1)( 
if Cm9;COJ.bit_o •• 1 ~& ~s;C2J.bit.~ aa 1)( /• idl• c:ontinu•s •/ 
c:cla • c; 
c:olb • Ci 
c1.a a c:Z.~ • c:1.b • c:~.b a 1; 
l<c: • c; 
} 
els• if c~sgCOJ.bit_9 •• 0 '.& m99C2J.bit_9 == 1)( 
sC = Ci 
s1 a 1; /• a receivin~ st3rt of n•w m•ssa9e •I 
cola • a; 
c:olb • 1; 
c:1_b a c2.~ = 1; 
c:2_a a c1_a; . 
c1.• • ms~COJ.bi1.9i 
kc: s c; 
) 
els• if c~s~(2J.oit_9 •• c && ms9COJ.bit_~ SS 1)( 
·sc a c; 
s2 z 1; /• b r1ctivi~~ ~tart of new ~essa~t •/ 
cola a 1; 
col~ • o; 
c:Z J a c1_a a 1; 
c:.2:b = c:1 _o; 
} 
} 
} 
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c1_~ = msqC2J.bit_9; 
kc = 2; 
} 
els• if c~s~CCJ.bit_9 =· c ~& msg(2J.cit_Y == C>< I• 1,0 S•Q ., 
ch&C:k(); 
) 
stat•_1C) 
{ 
/•fprintf Cs'tdout," ra_z s'tate 1\n")i•/ 
i( c 
iT 
- ,.. . 
- .J, 
Ccar-a == 1){ 
I• parity error on a -- c:Man9es to sO •/ 
c:2_a = c:1_a = i; 
::ola = i; 
c:olc = a; 
s 1 = 0; 
so = 1; 
ms9(4J.u_ta9.i~l•_in = OxfFi 
~s;C4J.Dit_~ • 1; 
~s;~4~.bit_io = o; 
} 
•lse if Cc:1_a as C && c:Z_a aa Q){ 
it Cms;CCJ.bit_9 != Cl{ 
state_2 0 
{ 
c:olb = c; 
c1_a = 1; 
s1 • o; 
so = 1; 
) 
c2_a = c:1_ai 
c:1_a = ms;COJ.bit_9; 
} 
/•fprintf Cstdout," IS_2 
kc: = 2; 
sta~• Z \n">-i •I 
if Ccarb == 1)( 
c:Z_o = c:1 b = 1; 
cola = a; 
c:olo = 1; 
, 2 = o; 
so = 1; 
ms9(4J.u_ta9.idle_in = OxF~; 
~sgC4J.oit.9 = 1; 
ms;C4~.bit_10 = Oi 
) 
else if Cc:1 o == 0 && c:Z b :2 O>< 
if Cmsg(ZJ.oit_9 !=-C>< 
cola = c; 
c:1_o = 1; 
s2 = o; 
so = i; 
I• OC1 sequence -- c:nanges to sO •/ 
} 
} 
) 
cZ_o = c:1_b; 
c:1_b = ms;CZJ.bit_9; 
) 
/•fprintf Cstdout," 
c:Z_a = c:1_a; 
c:Z.,b = c:1 _b; 
c:1.a = c:1_b = 1; 
c:ola = Ji 
c:olo = a; 
s3 = o; 
so = 1; 
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I• ~roc:9s9in~ continues in s2 •/ 
cr.ang•s to sC\n")i•/ 
if CmsgCCJ.u_ta~.bits_8 s: ~sg(2J.u_tag.bits_~>< 
c:Z_a = c:1.a; 
c:Z_b = c:, _ b; 
c: 1 _a = c: 1 .o = ms~CC~.bl.t_9; 
kc = o; 
cola = c:olb = o; 
) 
I• IS_2 ~•ssa~es eaual •/ 
els• if Cms;COJ.u.tag.oits.S > ms9(2J.u_tag.bit!.A){ 
> 
Ice: = 2; 
c:ola = i; 
colb = c; 
c:2_a = c:1_a; 
c1_a = 1; 
c2.b = c1_o; 
c1_o = msr.C2J.bit_;; 
sC = o; 
s2 = 1; 
} 
kc: = o; 
c:ola = Q; 
c:olb = 1; 
c:2_a = c:1_a; 
c:1_a = ~s~COJ.cit_9; 
c:2_b = c:1 bi 
c1 b = 1; 
s~ = a: 
s 1 = 1; 
) 
r-rnau•ue (key) 
lonQ keyi 
{ 
int ~rrnoi 
I• msg a > ms~ b •/ 
I• ms9 b > msg a •I 
} 
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if Cunlink(fifoname(k~y)) :a -1 e& •rrno != ~NOENT) 
syserrC"unlink"); 
sys err C:11s.;> I• print syst•m call •rror ms; ana ter~in•tes •/ 
char •ms;i 
' 
} 
extern int errno, sys_nerri 
•x~ern char •sys_errlist(J; 
f~rintf(~tderr, "ER~O~: %s (%d", ms;1errno); 
if C•rrnc > 0 ~~ errno < sys_n•rr> 
fQrintf(~ta•rr, "; ~s)\n", sys_~rrlistCerrnoJ); 
els• 
f~rintf(stderr, ")\n"); 
exiHn; 
#include <stdio.h> 
•include <sy~/•rrno.h> 
#include <sys/types.~> 
•include <sys/stat.h> 
#include <fcntl.h> 
~define ~~XOPEN 1o 
~d•fin• ~APTI~E 5 
#define PMOOE :066 
t:csef ine FALSE 0 
#de'f ine Ti\UE 1 
IIA_r.ode1 
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Parallel Ynet 
lon~ ~•ytCJ = (11132,11131,1123z,11231,,1112,21111); 
int s1J,51,52,s3i 
int kc:i 
int c1_a,c2_a,c1_b,c2_o; 
int cola, colti 
int para, PAr"bi 
static struc:t ( 
long unused; 
long key; 
union( 
char bits_a; 
int idle_ini 
) u.ta;i 
int bit_9; 
int bit_1Q; 
in"t coli 
int i:ipei 
) ms;C6Ji 
:nain() 
{ 
setbuf(stcout, NULL)i 
fpr1n"tf(stdout,"IIA.node1 ha9 started exec:utin9.\n"); 
system C"r.ice --10 Top_~ $."); 
for (k = c; k < 6i k+~2){ 
} 
if CCfa = openfifo(keytCkJ, C.~OONLY)) == -1) 
syserrC"or:enfifo"); 
4f CCfc = ooenfi'foCkeytCk + 1J, O.•~ONLY)) == -1> 
sy9errC"openfifo") ·; 
slerrcC10); 
sC = 1; 
i = o; 
s1 = s2 = s3 = o; . 
ms~C4J.u_t3~.idle_in = OxFFi 
~s;C4J.bit_9 = 1; 
msgC4J.oit.1C = a; 
cola = c:olb = :Ji 
•I 
119 
c1_a = c1_b = c2_3 = cZ_b = 1; 
oar-a = parb = 'J; 
'* , ,, 
messa~es r•c•iv•d froM oor~s A, a, and C 
and confirmation received 
for C ; ; ){ 
for Ck = Q; k < ~; k+=Z> 
ms~(k~.pip• = o; 
if Ci < 1) 
r = 3; 
else ,. :s s; 
tor Ck = c; k < ,-; k+=2>< 
if CrvceiveCkeyt(kJ, ~msgCkJ, sizeofCms;CkJ)) :: F~LSE> 
syserrC"r~c•ive"); 
I• t~rintf (~~dout1"IIA rec 
fprintf Cstdout," 
fprintfCstdout," 
f~rint'f Cstdout1" 
me9:~its_8 = Xc\n", ms9CkJ.u.tag.bits_8); 
bit_9 = %a\n", msy[kJ.bit_9>; 
bit_10 = Xd\n", ms~CkJ.bit_1Q); 
col_lin• = Zd\n", ms~CkJ.col)i 
} 
msgCkJ.key = keytCk + 1]; 
if CsendCkeyt(k • 1J, &ms;CkJ, sizeof(ms;(k])) == ~ALSE) 
sys•rr<,.s•nd")i 
if CreceiveCke~tCkJ, ~ms9CkJ, sizeofCms;CkJ)) == FALSE> 
syserr("r•c•ive"); 
if CmsgCkJ.pipe :sa 1) 
i 
els• 
forintfCstdout1 "~rror in Sequence in I!A\n"); 
All checkin9 to ~· don• h•re 
oar_ckOi 
if C sO == 1 > 
state_oc>; 
else if Cs1 == 1) 
stat~_ 1 0; 
~ls• if CsZ == 1> 
state_20; 
els~ state_30i 
col_ck(); 
I• 
I• 
~•s~a9es sent out over t~r•• Pi~•s 
and confirmations received 
I• messa;e from port C s•nt to port A and 6 •/ 
fo~ Ck = c; k < 3; k+=2>{ 
ms~C4J.p:..,• = Ji 
ms;C4J.key = keytCk + 1Ji 
it Cs3 :: O>< 
if (k == Q) 
ms;C4J.c~l z col•i . 
els a 
ms;C4J.c~l = colbi 
) 
if CCsenaCkeytCk • 1], ~ms~C4J, ~izeofCms;C4J))) == FALSE> 
sys e_r r ( " s • n a") ; 
if CCrecaivaCkeytCkJ, !ms;C4J, sizeofCmsgC4J))) =• FALSE> 
syserr("r-ec:eive")i 
ms~c-J.gipe = 1; 
ms~C~J.key = keyt(k • 1J; 
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if ((~end(keytCk • 1J, &ms~C4J, sizeofCms;C4J))) == FALSE> 
sys•rrC"s•nd"); 
I• messag• taken fr~m ~or't A or e and s•nt to port C •I 
i++; 
m~gCkcJ.oipe = c; 
ms;CkcJ.key = k•yt(~j; 
if CCsend(k•ytCSJ, ~msc;CkcJ, sizeofCmsgCkcJ>>> a: FALSE> 
syserr("sene1"); 
if CCreceive(k•ytC4J, &~s9(k~J, si%•of(msg(kcJ))) == ~~LSE> 
syserr("r-•c•ive"); 
~~gCkc~.pipe = 1; 
msgCkcJ.key = keytCSJ; 
it CCsend(keytCSJ, &ms;CkcJ, sizeofCms;CkcJ))) == FALSE> 
syserrC"send"); 
) 
} 
oo•nfifoCk•y, flags) 
lon; key; 
int flac;3; 
( 
sta'tic str-uct( 
lon; slcey; 
int sfd; . 
)f ifos(~AXOP:~J; 
sta'tic int max = o; 
int ii 
int fdi 
char •fifoi 
••tern int •rrnoi 
ext•rn cnar •fifonam•(); 
~!Le •faooenO; 
'or Ci = Q; i < maxi i+•>< 
) 
if (fifosCiJ.skey == key) 
r-eturnCfifosCiJ.sfd)i 
fifo = fifonameCkey); 
if CmkfifoCfiTo) == -1 ~& •rrno !a EEXIST> 
r"turn(-1); 
I• r•turn fifo Td •/ 
,. · 
if ((fd = open(fifo, fla9s I o_~CcL~Y)) as -1) 
retur-n(-1)i 
if (flags == C_NRONLY) 
setbuf(f~open(fd, "w"), NULL)i 
~ls~ s~t~uf(fdopenCfa, "r"), NULL)i 
fifosC~axJ.skey ~ key; 
fifosC~axJ.sfc = tdi 
.~ax++; 
r•'turn(f;J); 
} 
static char •fiT~nam•Ckey) 
long key; 
( 
static char f itoc2c:; 
I• cons1ruct =t~O na~e from key •/ 
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) 
s :3,. i n t f C f i t o , •• I t m c I t i f o Z la" , 1< • y ) ; 
r"etur-n(fifo)i 
mkfifo(gatn> 
cnar- •cathi 
{ 
I• make FIFC •/ 
r•tur-n(mknod(gath1 s_I?I~C I P~ooe, Q)); 
) 
send(dstk•y, buf 1 noytes> 
lon; astkey; 
char- ·~uti 
int nbyt•si 
{ 
int f ai 
I• s•nd .message •/ 
it CCfd = ooenfifoCdstkey, o_wRONLY)) == -1> 
retu,.n CFA·LSE>; 
} 
if Cwrit•(fd, buf, nbytes) == -1> 
r•tur-n CFALSE)i 
r-etur-n(T~UE)i 
r-•c•ive(sr-c~•Y1buf1nbytes> 
lon ·; srck•yi 
c'rur ·~uf; 
int noytesi 
{ 
} 
int fd, nreadi 
if CCfd = op•nfifo(srckey1 O_ROONLY)) == -1) 
r-eturn CFALS:>; 
~h1le CCnread = raa~Cfd, buf, nbytes)) -- O> 
s l e • o U4 A ? T I M E ) i 
it Cnreaa == -1> 
r"eturn CFAl.SE>; 
r-•tur-n CT~UE); 
oar.ck() 
{ 
I• ~arity check for msg from cor"ts a and b 
care. = o; 
Parb = Q; 
for" Ck = Q; K < 3i k+=2)( 
n = ~sgCkJ.u_tag.idlt_ini 
m = msgCkJ.bit_9; 
for (b = Q; n != o; n>>= 1) 
if Cn Si 01> 
b++; 
for ( ; m != o; ~>>= 1) 
if Cm & C1 > 
o++; 
mod = o ~ 2.; 
it <mod == ms~Ck:.bit_1u> 
i 1 ck == a> 
par-3 = 1; 
•I 
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} 
} 
eol_ckO 
{ 
I• collision etieck for msg from ~ort c •/ 
} 
if c~s;C4J.col == 1>< 
/•fprintf Cstdout1 " 
s3 = 1; 
sO a s1 = sZ = u; 
} 
!IA s3 set \n")i•/ 
s"t11te_oo I* idle er eQual ~•ssa~~s on ports a and b 
{ 
int eorna = o; 
int .tome = o; 
int idle_a = c; 
int idle_t> = o; 
/•f~rintf Cstaout1 " lIA Stat• 0 \n")i•/ 
if Coara == t '~ oarb == 1)( 
c2_ii a c1_a a 1; 
I• parity errors on both port a and t •/ 
cZ_b = c2_b = i; 
cola a colb = 1; 
msg(4J.u_ta~.idl•_in a 
msg(4J.bit_9 = 1; 
~sg(4J.oit_1C = C; 
kc = Oi 
} 
•lse it Cpar3 == 1)( 
ez_. = c1_a = 1; 
e2_b = c:1_b; 
c1_c = ~s;CZJ.bit_9; 
cola = 1; 
colb = a; 
kc = Z.i 
sG = Q; 
s2 = 1; 
) 
els• if (paro :s 1){ 
c2_:i = c1_b a 1; 
c2_a = c1_ai 
else { 
e1_a = ms;COJ.bit_9; 
cola = a; 
colb = i; 
kc = a; 
sO = Q; 
s 1 = , ; 
) 
OxFF; 
if Cc1_a == 0 &~ c:1_b == O>< 
it Cc:Z.a == C>< 
if <~s;COJ~cit.9 aa 0) 
eo:na = i; 
else idle_a = 1; 
if Cc2_b == C>< 
if c~s~C2J.bit_~ == O> 
eomo = i; 
'* 
collision set on bot ti a and 
'* 
idle messa9• generated •I 
'* 
state does not change •I 
I• parity error on port a •I 
I* collision set for a •I 
I• node lock•d to port b •/ 
I• parity error on ~ort b •/ 
I• collision ~at for b •/ 
I• node lacked to port a •I 
I• no pari~y errors •I 
I• Q,Q,Q seQuenee on b ft/ 
b •I 
) 
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el!w icla b = 1; } -
if Caoma =• 1 i& •cme =• 1>< /• 
ct,.c:I<(); 
Q,Q,C sequenca on a and o •/ 
) 
els• if Cidle_a =• 1 &i idle_b == 1){ /• both a and b idle •/ 
cola = o; 
eolb = o; 
c:2_a = c1_~ = c2_b = e1_b = 1; 
kc = Q; /• idle s•nt u~ to c •/ 
} 
else if Cidle_a •= 1>< 
c:ola = a; 
colb = 1; 
c:1_a = c2_a = 1; 
cZ_b = e1_b; 
c1_o = ms;C2J.bit_9; 
kc: = a; 
} 
els• if Cidl•.b =• 1l( 
cola = 1; 
colb = o; 
c1_b • c2_b = 1; 
cZ.a = c1_a; 
c1.a a ~sg(QJ.bit_9; 
kc = 2; 
} 
I• ~•ssa;e .on b lon;er than a •/ 
I• collision set to~ b •/ 
I• idle s~nt on to c: •/ 
I• messaqe on a longer than b •/ 
I• collision set for a •/ 
I• idle sent on to c •/ 
else if Cms;COJ.bit.9 == 1 ~$ msgC2J.bit_9 == 1)( /• Q,1 seQ •/ 
c:r.1ck(); 
) 
els• if Cms;COJ.bi~_9 =• 1 s& ms;CZJ.bit_9 == O>< I• 00 on b •/ 
cZ.a = c1_a = 1; 
c2_b a c1_bi 
c1_b = msg(2J.bit_9; 
cola a 1; 
cole a a; 
kc = z; 
so = a; 
~2 = 1; 
} 
~lse if Cms;CCJ.bit_9 == C &1 ms9C2J.bit_9 == 1>{ /• OG on a •I 
c2_b = c:1_b = 1; 
c2_a = e1_a; 
c1_a = ~sg(OJ.bit_9; 
cola = o; 
c:olb = 1; 
kc = o; 
~c = o; 
s 1 = 1; 
) 
else( 
I• QC s~Q on ooth a and b •/ 
else i.f Ce1 a :c 1 && c:1 a =• 1)( 
if Cms;CCJ.bit_9 == 1-~~ ms;CZJ.bit_9 == 1)( /• idle c:or.tinues •I 
ecla = c; 
colb = J; 
c:1.a = c2_a = c1_b = c2.~ = 1; 
kc: = c; 
} 
else if CMs~CCj.oit_9 == C ~& ms~C2J.bit_9 -- 1){ 
} 
} 
) 
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sC = ,.. . wl 
s1 = 1; I• a receiving start of new messag~ •/ 
eel a = o; 
co lb = 1; 
c1_b = cZ_b = 1 ; 
c2_a = c:1_ai 
c1_a = rr.s~CCJ.bit_;; 
kc: = -. '.;I } 
els• if c~s~C2~.bit_~ == 0 ~& msgCCJ.bit_~ == 1){ 
sC = c; 
s2 = 1; /• b receiving start of new ~•ssage •/ 
cola = 1; 
c: 0 lb = " . __ , 
c: ~ - a = c:1 _a = ., ; 
c:2_c = c:, _ b; 
c1_b = ir.s;C2J .ait_?; 
k. c: = '; } 
else if C~s;CC~.oit_9 == 0 g& msgC2J.bit_9 == Q){ /• 1,0 seQ */ 
c~eck()i 
) 
5tate_ 1 0 
( 
} 
/•fprintf Cstdout1" 
k.c = a; 
if (para == 1)( 
I!A st~t• 1\n")i•/ 
I• parity •rror on a -- c:hang•s to sO •/ 
c:2_a = c:1_a = 1; 
col• = 1; 
c: olb = o; 
s1 2 o; 
SU = 1; 
ms~(4J.u_ta9.idl•_in = CxF~; 
~s;C4J.bit_Y = 1i 
~s~C~J.bit_10 = o; 
) 
else if Cc1_a == a t& cZ_a == O>< 
if CmsgCOJ.oit_1 != C>< 
) 
else{ 
co lb 
c1_a 
s1 = 
sC = } 
= 
= 
Oi 
1 ; 
c:Z_a = c:1_a; 
a; 
1; 
e1_a = ~s~COJ.bit_9; 
) 
I• 001 seauence --changes to sC •/ 
I• croc•ssing c:onti~ues in s1 •/ 
state_20 
{ 
/•~~rintf ( stdout1" 
1<c = 2i 
if Ccarb == 1)( 
II~ 
I• =arity error on b -- c:han9es to sG •/ 
} 
e2_~ = c:1_o = 1; 
cola = o; 
eolc = 1; 
s2 = a; 
SU = 1; 
~sg(4J.u.tag.idl•_in = OxFF; 
ms;C4:.oit_9 = 1; 
ms;C4J.oit_10 = o; 
} 
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els• if Cc1_b == C && c:2_t =• O>< 
if Cms;C2J.bit_9 != C>< 
} 
else{ 
cola 
c1_o 
s2 = 
so = 
} 
= a; 
= 1; 
I); 
1; 
c:2_b = c1_bi 
I• 001 sequenc:• -~ c:~an~es to sO •/ 
c1.b a ~s~CZJ.bit_9; 
} 
itate.30 
{ 
} 
/•fpr-in'tf(s~dout1" 
c2_a = c1_a; 
cZ_b = c1_b; 
c1_a = c1_b = 1; 
cola = a; 
eolb = a; 
s3 = o; 
so = , ; 
IIA state 3 -- changes to sC\n")i•/ 
c:riec:kO 
{ 
if CmsgCCJ.u.t3~.bits_S == ms~C2J.u_ta~.bits.8>< 
e2_a = c1_ai 
c:2_t> = c:1.bi 
c1_a = c:1_o = ~s~COJ.bit_Q; 
kc = ~; 
cola = c:olb = a; 
) 
I• m•ssa~es eaual •/ 
else if CmsgCOJ.u_ta;.bits_a > ms9C2J.u_t~9.oits_a>< 
I• m~g a > msg b •/ 
kc = 2; 
cola = 1; 
coll: = o; 
c2_a = c:1.ai 
c:1 _a = , ; 
c:Z.b = c1.bi 
c 1 - b = "'s;C2J.bi1:_o; 
sC = a; 
s2 = 1 ; 
} 
else{ 
I• msg b > ms; a •/ 
kc: = a; 
} 
cola = a; 
colb = 1; 
c2_a = c1_a; 
c1_a = ~s;CCJ.bit_9; 
c:2_b = c:1_b; 
c:1_b = 1; 
so = o; 
s 1 = 1; 
} 
rmC1u•u•Ck•v> 
lon; l<eyi 
( 
in't errno; 
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I• remove m•~sa;• oueue fifo •/ 
if Cunlink(fitoname(key)) == -1 ~~ &rrno !: ENOENT) 
sys•rrC"unlink"); 
} 
ehar •ms;i 
< 
ex~ern int errno, sys_nerri 
extern char •svs.•rrlistC~i 
fprintf Cstd•rr, "E~~OR: Xs <%~", ms;1errno); 
if <•rrno > 0 ~& errno < sys_nerr) 
fprintf Cstderr1 "i Xs)\n", sys_•rrlist(errnoJ)i 
els• 
f~rintf(std•rr, ")\n")i 
exiten; 
} 
I• 
#include <stdio.n> 
*include <sys/errno.r> 
'incluoe <sys/tyges.n> 
~i"cluae <sys/stat.n> 
•include <tc:ntl.h> 
~a•fine ~~XOPEN 16 
~define NA?TIME 5 
~a•f in• P~OOE Oooe 
:adefine FALS: 0 
"o et in• T t\ Uc 1 
IIa_nod•1 Parall•l Ynet 
lon; keytCJ = <12132,12131,1223z,12z31,22112,2z111>; 
int su1s1,s21!3i 
int kc:; 
int c1_a,c2_a,c1_b,c2_o; 
int c:ola1c:olt; 
int cara1p3rbi 
static struct { 
lon; unused; 
lor.9 l(eyi 
•I 
union{ 
c:nar bits_s; 
int idle_in; 
} u_tag; 
int bit_~; 
int bit_10i 
int c:ol: 
int oicei 
} ms;CoJ; 
"'a in() 
( 
s•tbu1C5tcout1 NULL); 
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fprintt(s"tdout1"I~6_r.ode1 has started •xec:utin;.\n")i 
I• ~xecution is b•~un tor Too leval Ynet_e •/ 
~y~tam C"nic:e --10 Too_! ~"); 
tor Ck = Ci k < ~; k+=2>< 
} 
it CCfc = ooentito(keyt(kJ, o_RCONLY>> == -1> 
syserr("o~enfifo")i 
if ((fa = op~"tifoCkaytCk ~ 1J, J_~RO~LY)) == -1) 
syserr("op~nfifo"); 
~l•eoC1Q); iu = 1; 
s1 = sZ = s3 = Ci 
i = Q; 
~sgC4J.u_tag.idle_in = OxFF; 
~s~C4J.bit_9 = 1; 
msgC~J.bit_10 = o; 
cola = colo = o; 
c:1_a = c1_b = c:2_a = c2_b = 1; 
g~ra = paro = c; 
me~sages rec:eivea from oorts 4, s, and C 
3nd c:ontir~ations received 
tor ; ; ){ 
•or (k = Ci k < 6i k+=2> 
IT:SQ(kJ .pica : Q; 
if (i < , ) 
,. = ! ; 
els• ,. = Si 
for Ck = Gi k < ri k•=2>< 
it Cr~ceive(keytCkJ, ims~CkJ, siz•of(msgCk))) == FALSE> 
sys-.rrC"rec:eive"); 
/•fprinttCstdout,"II9 rec mes:bits.a = %c\n", . ~sg:kJ.u_tag.bits_a>; 
f;>rint1(stcout~" bit_Y • Xd\n", ms~CkJ.bit_9); 
•I 
fprintf(staout," bit_10 = · Xd\n", ms;Ck].bit_1Q); 
fprintf (stdout," ~ol_line = Xd\n", m~gCkJ.col)i 
msQCkJ.key z keyt(k + 1Ji 
if Csana(keyt(k • 1J, &~s~CkJ, siz•of("sg(kJ)) == F~LSE> 
sys•rr("3end"); 
it Crec:eive(keytCkJ, !~s~CkJ, sizeofCm~;CkJ)) == FQLSE> 
sy~err("rec~ive"); 
if c~s~CkJ.pip• == 1> 
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; 
else 
fprin'tf(stdout1 "Er,.or in Siiauenc:e in I!3\n"); 
} 
I• ~ll c:h~cking to b• done her• 
oar_ckOi 
if (so =· 1) 
state_oo; 
else if Cs1 =~ 1> 
St3te_1()i 
els• if CsZ == 1> 
stat9_2C); 
els• 3tat•-~ 0; 
c: 0 l_c:k (); 
Mes~ages sent out over three pices 
and confirmations received 
for CK = Q; k < ~; k+=2){ 
ru~C4J.gice = o; 
ms;C4J.key = Keyt(k + 1J; 
if Cs3 =~ O>< 
if ( k == Q) 
~sgC4J.col = c:olai 
else 
ms~C4J.c~l • colbi 
} 
,-· 
*' •I 
41 CCsend(keytCk + 1J, ~ms,C4J, sizeof(ms;C4J>>> == FALSE) 
syserr("send")i 
if CCreeeiv•(keyt(kJ, &ms~C4J, sizeofCms~C4J))) == FALSE> 
syserr("receive"); 
ms;C4J.pi~• = 1; 
msgC41.key = kayt(k + 1~; 
if CCsendCkeytC~ + 1J, ims;~4J, sizeo1Cms;C4J))) == FALSE) 
syserrC"send"); 
} 
I• message taken fro~ pert A or S and sent to oort C */ 
} 
} 
i++; 
msgC~c:J.pi~e = Ci 
ms;CkcJ.key = keytCSJ; 
if ((send(keytCSJ, &ms;CkcJ, ~izeofCmsgCkcJ))) == FALS:> 
!:yser,.("~•na"); 
it CCreceiveCkeyt(4J, &msgCkcJ, sizeofCmsgCkcJ))) == F~LSE> 
syserrC"rec:aive"); 
msgCkcJ.pipe = 1; 
ms;CkeJ.Kay = keytCSJ; 
if CCsend(key~C5J, !~s;CkeJ, ~izeo1CmsgCkc)))) -- FALSE> 
syserrC"send")i 
ocen1ifo(key, flag~) 
lon; k~y; 
I• return fife fd •/ 
int flags; 
{ 
129 
static struct{ 
lon~ sl<ey; 
int sta; 
}fifosCMAXCPENJi 
static int max = a; 
in"t ii 
int td; 
char •fi. .. foi 
ext•rn int errnoi 
axtern e~ar •fifoname(); 
~IL: • faopen (); 
for Ci = o; i < ~axi i++){ 
} 
if (f1fosCiJ.3key == key) 
returnCfifosCiJ.sfd); 
fifo = fifonameCkey); 
l.T Cmkfifo(fi.fo) == -1 ~& ~rrno !a EEXIST) 
return(-1); 
if ((fd = open(fifo, tla;s o_~CcL~Y)) == -1) 
return(-1)i 
if Cfla9s == o_w~ONLY) 
setbwf(fdopen(fd, "w"}, NULL); 
else satbuf(fdooen(fd, "r"), NULL)i 
fifos(maxJ.skey = keyi 
fifosC~axJ.sfc = td; 
"'ax++; 
return(fd); 
} 
static char •fitoname(key) 
lon; k•y; 
{ 
static char fitoC2QJ; 
I• construct FIFO name from key •/ 
sprintf(fi'fo, "/t"'p/fito.Xlll", key); 
return(fifo)i 
} 
mkfifoCpath) 
char •oatni 
{ 
} 
s•na(dstk~y, buf, noytes) 
lone; dstkey; 
char ·~uf; 
int nbyt;,s; 
{ 
I* make FIFO •/ 
/* send messa~e •/ 
I• f~~intfCstdout,"II8 sandin<; to !i;d\n", dstkay)i*/ 
} 
if ((fd = openfifoCastkey, O_wRONLY)) == -1) 
return CF~LSE>; 
it (writa(fd, cuf, nbyt~s) == _,, 
l"'eturn CF~LSE>; 
l"'eturn CTKU:>; 
r-eceiv•<srekey1buf1ncytes) 
long srekey; 
cnar •but; 
int nbvt•3; 
{ 
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if ((fd = ooenfifo(srckey, C_~OONLY)) == -1) 
return CF~L.SE)i 
} 
wn1le CCnr~ad = read(fd, buf, nbytes)) == Q) 
sleeg(NAPTIME); 
if Cnreac: == -1> 
r-eturn CFALSE>i 
return (TRUE); 
par_eK() 
{ 
I• parity check for msg fro"- ports a and b •I 
} 
Dara : Qi 
;::iarb = o; 
tor Ck = Ci k < !i k+=2){ 
} 
n = msg(kJ.u_tag.1dl•_ini 
m = msg(kJ.bit_9; 
for (b = o; n !=a; n>>= 1) 
if en ~ en 
b++; 
for c ; m != a; m>>a 1) 
if (rr. ~ 01> 
:,++; 
11IOd :: b % 2 i 
if (mod == msg(kJ.bit_10) 
it Ck == 0 > 
par!! = 1; 
else 
parb = 1; 
col_ek() 
{ 
I* collision cn•ek tor msg from port e 
} 
if Cmsg(4j.eol == 1){ 
/•f~r-intf <stdout1 " 
s3 = i; 
so = s1 = s2 = a; 
} 
state_co I• 
{ 
in 't eoma = o: 
int eomc = o; 
int idle_a = o; 
l.nt idle_c = a; 
IIB s3 set \n")i•/ 
iale or equal ~essages on ports a and e 
/•fprintfCstjout1 " I!S St3tQ 0 \n">i•I 
•I 
if (para == 1 ~~ paro == 1){ /* ~arity errors or both port a and t •/ 
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c:2_a = c:1_a = 1; 
c:Z_b = c:Z_b = 1; 
c:ola = c:olb = 1; 
ms~C4J.u_tag.idle_in = OxFr; 
ms;C4J.bit_9 a 1; 
ms;C4J.bit_10 = c; 
1cc: = a; 
} 
•lse if (oara == 1>< 
c:Z_a = c:1_a = 1; 
c:Z_b = c:1_b; 
c:1_b = ~sgCZJ.bit_Q; 
cola = 1; 
c:olb = o; 
kc: = 2; 
sC = .J; 
s2 = 1; 
} 
else if Ccarb == 1)( 
c:Z_o = c:1_b = 1; 
c:2_a = c:1_a; 
c:1_a = ms;COJ.bit_9; 
cola = o; 
colb = 1; 
kc = a; 
sC = Q; 
s 1 = 1; 
) 
I• collision set on both a and b •/ 
I• idl• m•ssa~• ~•n•rataa •I 
I• stat• does not crange •/ 
I• Parity •rror on port a •/ 
I• collision s•t for a •/ 
I• node locked to port b •I 
I• parity error on port b •I 
I• collision set for b •I 
I• nod• locked to go rt a 
*' 
ills• ( I• no ~arity errors •I 
if Cc:1_a a: 0 && c:1_~ == 
if (c2_a as Q)( 
if C:ns;COJ.oit_9 
• onaa • 1; 
wl~• idl•_a = 1; 
) 
if Cc:2_o == O>< 
OH 
aa O> 
if Cms;C2J.oit_9 aa Q) 
eomt- = 1; 
els• idle_b a 1i 
) 
if Ceorr.a :a 1 u •Ollb == 1 )( 
c:nec:k(); 
) 
I• o,o,o s•que,,c• on a 
I• 
I• o,o,c s•Quenc• on 
else if Cidle_a aa 1 u idh_b 
·= 1 ){ I• both a 
cola = a; 
colD = a; 
c:Z_a = c1_a = c2_b = c1_b = 1; 
kc: = o; /* idle sent ) 
els• if Cial•_a == , ){ I• "'•ssa~• on b longer 
cola = o; 
co lb = 1; I* collision set "f .or ti 
c: 1 _a = c: 2 _a = 1; 
c:2_o = c:1_bi 
c:1_b a ms;C2J.bit_9; 
kc a a; I• idlt sent on tc c 
} 
else if Cial~_b :: = 1H ,. 111essac;e on a long•r 
c:ola = 1 ; I• collision set for a 
-c: 0 lb = c; 
e1_b = c: 2 _ b = 1; 
c:Z_a = c:1_a; 
•I 
a and b •I 
and b idle 
up to c: 
*' 
'than a *' 
*I 
•I 
t~an b •I 
•I 
•I 
) 
} 
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c1_a = msgCOJ.bit_~; 
kc = z; I• idle sent on to c 
alse 
else 
) 
if (ms~COJ.ait_9 == 1 i& msgC~J.bit_Q 
cnec:k(); 
) 
if Cm~;COJ.bit_9 == 1 &S msgC2J.bit_9 
cZ_a = c1_a = 1; 
cZ_b = c:1_c; 
c:1_b = msg(2J.bit_9; 
cola a 1; 
c:olb = a; 
kc: = z; 
sC = Q; 
s2 = 1; 
} 
~lse if c~s~COJ.~it_9 == ~ ~& ms;C2J.bit_9 
c2_o = c:1_b = 1; 
c2_a = c:1_~; 
c:1_a = msgCOJ.bit_9; 
cola = a; 
colb :r 1; 
kc: = a; 
so = c; 
s 1 = 1; 
} 
else{ 
== 
~)( /* 00 on a •I 
I• QC ~•Q on both a and b •/ 
check(); 
} 
else if Cc1 a == 1 &.& c:1 ~ == 1){ 
if CmsgCOJ.bit_9 == 1-&& ms~C2J.bit_9 -- 1){ /• idle continues •/ 
) 
cola = a; 
c:alb = o; 
c:1_a = c:2_a a c1 b = c:2_b = 1; 
kc = c; 
} 
~ls• if (ms~CCJ.bit_9 == 0 ~& ms;CZJ.bit_9 == 1>{ 
sC = Ci 
s1 = 1; /• a receiving start of new ~essa~e •/ 
cola = o; 
colb = 1; 
c:1_b = c:2_b = 1; 
c~_a = c1_a; 
c:1_a = msgCOJ.bit_Q; 
ice = c; 
) 
else if C~sgC2J.bit_9 == 0 && msg(OJ.bit_Y == 1){ 
sC = Ci 
'5 2 = 1; 
cala = 1; 
colb = o; 
c:2_a = c:1_a = 1i 
c:2_b = c:1_b; 
c:1_b = ms;CZJ.bit_9; 
kc: = 2; 
} 
else if c~s9CCJ.~it_9 == 
crwckC>i 
) 
I• b receivin~ start of naw mes~a~e •/ 
0 &~ msg(2J.bit_9 
) 
} 
/•fcrintf Cstdout1" 
kc = c; 
it (para== 1>< 
c2_a = c1 a = 1; 
cola = 1; 
colb = Oi 
s1 = Gi 
SU = 1i 
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IB st•ta 1\n");•/ 
I• p~rity error on a -- changes to sO •I 
msg(4J.u_ta;.iale_in = OxFFi 
ms;(4J.bit_~ = 1; 
ms;C4J.bit_10 =Ci 
) 
else if Cc1_a == 0 ~& c2_a == O>< 
it <ms;CCJ.bit_9 != C>< 
colb a Gi 
c: 1 _a = 1; 
s1 = o; 
sO = 1 ; 
} 
} 
else( 
c2_a = e1_a; 
c1_a = msg(QJ.bit_9; 
} 
/•fcr-intf Cstdout1" 
kc = z; 
if (care == 1>< 
I• OC1 seQuence --cr.an;•s to sO •/ 
I• proc•ssi~; contin~es in s1 •/ 
stat• 2 
I• parity error on b -- chan~es to sC •/ 
c Z_ t = c 1 t:: = 1; 
cola = Oi 
co lb = 1; 
s2 = c; 
sC = 1; 
119 9-C 4 J • u _ta 9 • id l •_in = 0 "'F =; 
msgC4:.oit_~ = 1; 
ms~(4J.bit_1C = Q; 
} 
else if Cc1_b == C ~~ c2_b == Q){ 
if c~s~C2J.~it_; != G>< 
) 
else{ 
c 0 l .! 
c1_b 
s2 = 
so = 
} 
= o; 
= 1; 
o; 
, ; 
c:2_o = c:1_b; 
I• 001 s•Quence -- changes to sO •/ 
I• processing con~inues in sZ •I 
c1 o = msgCZJ.oit_o; 
} 
} 
/•fprintf(stdout1" 
cZ_a = c1_a; 
c2_c: = c1_b; 
e1_a : c1_b = 1; 
cola = o; 
colb = o; 
s3 = c; 
sJ = 1; 
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II3 stat& 3 -- c:han9es to sO\n");•/ 
c:hec:k() 
( 
} 
i1 c~s;CuJ.u_ta~.bits_8 == ms~C2J.u_tag.bits_3>< 
c2_a = c1_a; 
c:2_o = c:1_~; 
e1_a = c:1_b 2 ms~CCJ.bit_9; 
kc = a; 
cola = cola = ui 
) 
I• ~•ssa;•s e~ual •/ 
•ls• if Cms~CCJ.u_ta~.bits_e > ms~C2J.u_tag.bits_a>< 
e l.se{ 
kc: = 2; 
cola = 1; 
c:olb = a; 
c2_a = c1_a; 
c: 1 - 3 = 1 ; 
e2_b = c1_b; 
c: 1 _b = msc;C2J.bit_9; 
sC = c; 
s2 :: 1 ; 
} 
kc = ~; 
c:ola = a; 
c:olb = 1; 
c:2_a = c1_a; 
e1_a = ~s;COJ.oit_9; 
c:2_b = e1 b; 
c:1 b = 1; 
sC = Q; 
s 1 = 1; 
) 
I• msg 3 > msq b •/ 
I• ms~ c > ms; a •I 
r-maueulil(key) 
lent;; key; 
( 
} 
int err no; 
if CunlinkCfifona~eCkey)) == -1 && errno != ENCENT) 
syserrC"unlink"); 
I• print system call error msg ano ter~inates •/ 
{ 
extern int arrnc, sys_nerr; 
extern char •sys_errlist:~; 
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fcrintf(stderr, "E~ROR: %s C%d", ms~,errno); 
if (errnc > a ~& errno < sys_n.rr) 
fi:rintf Cstderr, "; Xsl\n", sys_•rrlistCerrnoJ); 
fcrintfCstaerr, ")\n"); 
~xitC1>i 
} 
1inc:lude <staio.M> 
di~elu~e <sy~/•rrno.r> 
~inclu~~ <sys/types.~> 
~incluaa ~sys/stat.n> 
qinc:lud• <fcntl.h> 
;aefine ~'XOPEN 16 
~def ina ~A?T!ME 5 
1cafina ~Moo: Oooo 
#define FALSE C 
..;de'f ine TRUE 1 
lon; keytCJ = {21111,21112}; 
;nain() 
{ 
static struct { 
long .,.,,usedi 
lon9 key; 
ch:ir cits_s; 
int bit_9; 
int t:it_1Q; 
int coli 
int i:>ir,.; 
) rnsc;C1J; 
int k,fai 
setbufCstaout, NULL); 
Toc:>_A Parallel Ynet 
f o r l. n t f C ~ t a o u t , " T o c _ A t-, a s s t a r t a d e x e c: u t i n ; • \ n •• ) ; 
l. f CCfc = openfitc(keytCCJ, 0 _ R 0 0 ~~ L Y ) ) -- -1> 
syserrC"oi:enfifo"); 
l. t CC fa = o~enfitoCkaytC1J, c_w~ONLY)) -- -1) 
sy~errC"ooenfifo"); 
I• ~essagw rec:aivea fro~ lo~er node and confirmation received 
f;;ir- ( ; ; )( 
m St; ( 0 J • Di Ce : J~i 
if CCrec:eive(k~ytCQJ, &ms~roJ, sizeof(~sgCCJ>>> == FALSE> 
syse,.r("recaiv•"); 
/•f~rintfCst:out1"To~_A rec ~es: bits_8 = 4c\n", ms~(Qj.t:its_e); 
•I 
tpr-inttCs'tC:out1" 
fprl.n1:f(stdout1" 
f;)rint'f Cstc:out1" 
*/ 
ms;COJ.key = k•ytC1J; 
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b i t _ ·~ = ~ d \ n " , "' s g C J J • b i t • Q ) ; 
bit_10 = Xd\n", ms;COJ.~it_1C>; 
col line = Xd\n", rnsgCOJ.c:ol); 
if CCs•natkeyt~1J, ~ms9CCJ, siz•of(msQ(CJ>>> == FALSE> 
syserr-C"send"); 
if CreceiveCkeytCCJ, &ms~CCJ, siz•of(ms;CQJ)) == FALSE> 
~ys•rr-C"recaive"); 
I• N•xt section sends ~•ssa;a bacK to sama node that it received fr~m */ 
rnsc;COJ.pige = (); 
msgCOJ.key = keytC1J; 
it CCs•nd(kaytC1J, &~s~CCJ, sizeofC~sg(OJ>>> == FALSE) 
syserr-C"sena">; 
if CCreceiveCkeytCOJ, &ms;CJJ, sizeof(ms;CCJ>>> == FALSE> 
syserr-C"r-ec•ive"); 
ms;COJ.pipe = 1; 
ms~COJ.kay = ~•ytC1Ji 
if CCs~nd(keytC1J, &~s~CGJ, sizeofCmsgCOJ>>> z: FALSE> 
syserrc••send")i 
} 
} 
ooenfifo(key, flags) 
lon9 keyi 
int fl:tc;s; 
{ 
static: str-Yc:t{ 
long skey; 
int std; 
}fifosCM,~OPE~J; 
static int max = a; 
int ii 
int foi 
c:nar •f i~o; 
extern int err-no; 
~x~ern char •'fifoname(); 
r::~L: •faooen(); 
for Ci = Oi i < maxi i++)( 
} 
if Cf1fosCiJ.skey == key) 
rvtur-n(fifosCiJ.sfa)i 
fifo = fifoname(key); 
if CmKfifoCfifo) == -1 U, errno != EcXIST) 
return c-1); 
I• return fife fo •/ 
if ((fd = op~n(fifo, fla~s I a_NCEL~Y)) == -1) 
l"'eturn(-1); 
if (fl3QS == O_w~ONLY) 
s~tbuf(fdoc~n(fd, "~"), NULL); 
~ls .. setbuf(fdc~11nCfd, "r-"), NIJLL); 
fifosCmaxJ.sk~y = kayi 
~ifos~~ax:.~td = t:; 
it ax~·; 
return ( fd); 
} 
static c~ar •fifonam•Ckey) 
long key; 
( 
~tati~ char fifoC2CJ; 
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sprintf(fi'fo, "/t:itp/fifoXld", :.. - ;)i 
r-eturnCfi.fo); 
} 
mkfifo(patn) 
cnar *Cathi 
{ 
I• construct FIFO n~me from key •/ 
I• make :=IFO •/ 
r~tur-nC~knod<catn, S_!FIFC PMOQE, Q))i 
} 
senaCastkey, buf, nbytes) 
long dstkey; 
char •buf; 
i n t !'I o. y t e s ; 
( 
int tai 
if ((f~ = openfifo(dstkey, O_#KONLY)) == -1> 
return CFALSi); 
} 
if Cwr-ite(fd, buf, nbytes) == -1> 
rC!turn CFAL..SE>; 
return CT ?U~) i 
r-eceive(srekey,buf,nbytes) 
long srckey; 
char ·~uti 
int n'!)ytesi 
( 
I• receive message •/ 
if CCtd = openfifoCsrck•y, O_QOCNLY)) == -1) 
return C=ALSc); 
while CCnreaa = r~acCfd, buf, noytes)) == O> 
sleepC~A?TIM:); 
if (nreaa == -1> 
return CFALS:>; 
return CTP.UE); 
) 
rmoueue(key) 
loni; key; 
( 
int err-no; 
I• remove message ~ueue tifo •/ 
it CunlinkCfifonameCkey)) == -1 ~& er-rno != :NOENT) 
syser!"'("unlink") i 
} 
sys err (ms;> 
char *'"sgi 
{ 
I* ~rint system call error ms9 ano termin~~e~ •I 
~xtar~ int errno, sys_nerr; 
extern char •sys_errlistCJ; 
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tprintf Cstderr, "ERl\OR: Xs C%d", ms;,errno); 
if C•rrno > 0 &~ errno < sys_nerr) 
forintf(std-trr, "; :Y.s)\n", sys_errlistC~rrnoJ); 
} 
fcrintf(std~rr, ")\n"); 
exiH1); 
I• Too_e e>arall•l Ynat 
~incl~d• <stdio.h> 
~inclua5 <sys/errno.h> 
#incluae <sys/ty~es.~> 
~includ• <sys/3tat.h> 
:inclu~e <tcntl.h> 
~oefin• ~~XOPEM 16 
~a•fin• NAPT:~e 5 
~define PMJC: 0666 
~d•tine FALS: 0 
ildetine Tl\UE 1 
long keytCJ = {Z2111122112}i 
:nain() 
{ 
static str-uct { 
l~n9 unused; 
long key; 
char bits_!; 
int l::it_9; 
int bit_10i 
int coli 
int ~ipe; 
} ms~C1Ji 
int k, ta; 
setbuf(staout, NULL); 
if CCfd = ~oenfifoCkeytCOJ, o_ROONLY)) 
syserr("Qpenfifo">; 
if CCfd = ooe"f~foCkaytC1J, C_w~ONLY)) 
syserr("openfifo"); 
sleeoC1Q); 
== -1) 
-1) 
I• Messa;1 r~ceived from lower node ana 'anfirmation ·received 
for ; i >< 
msc;COJ.pi;::e = Oi 
~hile (ms~COJ.pipe == O>< 
i1 ((receive(keyt(CJ, ~ms9CQJ, sizeofCmsg(QJ))) 
~yserr ("r-•ceive"> i 
FALSE> 
it Cmsg(QJ.pice == O>< 
/•1orintf(stdout1"To~-~ r-ec mes: bits_S = %c\n", ms;CCJ.ti~~-3); 
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f print 1 Cs t do u t," 
'fprintf(3tdout," 
fprini:1Cstoout," 
•I 
~it_9 = ~a\n", l!IS<;(OJ.bit_9); 
bi"t_1C = 4o\n", msc;COJ.l:lit_18); 
col li~& = ~d\n", msgCCJ.col); 
) 
ms;COj.key = Kayt(1Ji 
if CCsend(keyt(1J, ~ms~(QJ, 
sys.,.,.,. C"s"'nd'•>; 
} 
sizao1Cmsg(QJ))) FALS2) 
I• ~exi: section SQnas message back to same node that _ it received from •I 
ms9L:JJ.c:>ii:e = •J; 
msg:CJ.key = keytC1Ji 
it ((senc(keytC1J, &msg(QJ, sizeofCmsg(QJ))) == FlLSc) 
syserrc••send"); 
if CCrectiveCkeytCOJ, ~m~;CCJ, sizaofCms;CCJ>>> == FALSE) 
syserr("receive"); 
ms~CJJ.o.is:• = 1; 
~s~COJ.Key = keytC1Ji 
if CCsend(keytC1J, 'ms;CCJ, sizaof(ms9(0J))) == F~LSE> 
syserr( .. send'•); 
) 
) 
openfifo(key, fla;s> 
lon~ key; 
int flags; 
{ 
static: str-uct( 
lon; skey; 
int !fdi 
}fifos(M.lXCPENJi 
static int max = o; 
int ii 
int fai 
c:har •fifoi 
extern int errnoi 
ext~rn ch3r •fifoname(); 
FILE •faosanO: 
tor Ci = G; i < maxi i++){ 
} 
if CfifosCiJ.skey == key) 
re~urn(fifosCiJ.sfd)i 
fifo = fifonameCkey)i 
it CmkfifoCfifo) == -1 ~& err-no != EEXIST) 
raturn(-1); 
I• return f ifo fd */ 
if CCfd = o~en(fif~, fla~s I O_NOEL~Y>> == -1> 
returnC-1)i 
if Cfla;s == o_wRO~LY) 
swtOuf(fdopen(fd, "111"), NULl.)i 
else setbuf(fdopen(fd, ··,.; .. ,, t-.ULL)i 
fifosCmaxJ.skey = key; 
f1fosCmaxJ.sfd = fdi . 
max++; 
return(fd); 
} 
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static: c~ar •fifoname(key) 
lo:ig key; 
I• construct FI~O name 1r-om key •/ 
{ 
} 
static char fifoC2QJ; 
s~rintf(fifo, "/tmc/fifcXla", key); 
return(fif.J)i 
!'!'kfifo(path) 
char •cat1i; 
{ 
r-eturn(mknod(path, s_IF!FC I P~oo:, Q)); 
} 
sendCdstkey, but, noytes) 
long dstl<•yi 
char •but; 
int noyt•si 
{ 
if CCfd = openfifo(dstkey, O_w~ONLY)) :: -1) 
r-eturn (FALSE>; 
if Cwrite(fd, buf, nbytes) == -1) 
r-etur-n Ct=4LSc>; 
r-9tur-nCTRUE); 
r-•ceiveC!r-ekey,buf,nbytes) 
lone; sr-cktty; 
char •buf; 
int ncytes; 
{ 
I• r-eceive ~essa~e •/ 
it (Ctd = openfifo(srekey, C_~CONLY)) == -1> 
rat\.lrn (l=~LSE); 
~hile ((nr-~aa = r-ead(fa, buf, nby~es)) -- u) 
sleep(~APTIME); 
} 
1f Cnr-eac == -1> 
r- e t ·u r- n ( i: AL SE ) ; 
return (TS::UE>; 
l'":T'IQueueCkwy) 
long 'l<.eyi 
{ 
} 
int er-,..noi 
if Cunlir.k(fifonameCkey)) 
syser-rC"unlink"); 
I• r-~move message Quaue fifo •/ 
-1 ~& err-no != ENOENT) 
I• or-int syste~ call error ms~ ana ter~inat&s •/ 
char •msg; 
{ 
) 
extern int Errno, sys_nerr; 
extern char •~ys_•rrlistCJ; 
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fprint1C5tderr, "~R~O~: %s C%d"1 ms91errno); 
if C•rrno > 0 ~& errno < sys_n•rrl 
fcrintf(std•rr, "; Xs)\n", sys_errlistCerrnoJ); 
else 
fcrintf(std@rr, ")\n"); 
exi~(1); 
APPENDIX C 
SAMPLE OUTPUT WITHOUT INTERRUPT 
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PARALLEL YNET 
S A'M PL E OUTPUT WITHOUT INTERRUPT 
data read in 
(dashed lines appear between packets) 
Processor 1 Processor 2 Proccesor 3 Processor 4 
a 2 1 a 2 1 a 2 1 a 2 1 
b 1 1 b G 0 b 1 1 b 1 1 
c 0 1 a c 0 a 0 c a 0 0 
------------
d 0 0 j ..., 0 s 0 c c 0 . 1 c: 
----------- ------------ -----------
i 2 0 j 1 0 k 2 1 l 2 0 
i 1 0 j c 1 j 1 a p 0 0 
j 0 1 l 1 0 k 0 a t 0 1 
-----------j 0 1 j c 1 .. 1 0 1 x 2 0 
-----------i 0 1 k a 0 a 2 1 b 1 1 
-----------
n 2 1 k ,... 0 e 1 c f 0 1 u 
-----------
n 1 1 a 2 1 i 0 1 j 1 0 
m 0 0 b 1 1 m 0 0 n 0 0 
-----------
m 0 0 b a 0 a 3 0 a 0 0 
----------- -----------
n 3 0 b 0 0 b 3 0 b 3 0 
-----------
c 3 1 x 3 1 c 3 1 c 3 1 
I A_,nod e1 has started e x e c u .t i n g • 
IB_node2 has s'tarted executing. 
IIA_node1 has started executing. 
IA_node2 has started executing. 
IB_node1 has started executing. 
IIB_node1 has started executing. 
Top_A has started ~xecuting. 
Top_B has started executing. 
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PROCESSORS RECEIVE IDLE SIGNALS FOR 2 CYCLES 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
?rocessor 4 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor · 3 
Processor 4 
received message on Yn~t_A: 
receivad message on Ynet_A: 
received message on Ynet_8: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_a: 
received message on Ynet_8: 
received message on Ynet_A: 
receiv~d mes~age on Ynet_A: 
received message on Ynet_a: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_o: 
--~--~-~-------~--~-------------~~-~-----~--------
145 
-------------------------------------~------~-----
--------------------------------------------------ALL PROCESSORS RECEIV: THE 1ST PACKET 
SENT FROM PROCESSOR 2 (aba] 
-------------------------------------~------------1st word [a] 
--------------------------------------------------Processor 1 rece-ived mes sag~ on Ynat_A: a 
Processor 2 received .-nessag~ on Ynet A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet_o: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Proces$or 3 received message Or'\ Ynet B • 
- . 
a 
Processor 4 received message on Ynet_B: a 
2nd word · [bJ 
--------------------------~-----------------------Processor 1 received message on · Yn~t_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 rec~ived message on Ynet_8: b 
Processor 2 received mes-sage on Ynet_8: b 
Processor 3 received message on Ynet_A: b 
Processor 4 received message on Ynet t. : b 
-Processor 3 received message on- Ynet_8: b 
Processor 4 received message on Ynet_B: b 
3rd word (aJ 
--------------------~-------------------~---------Processor 1 receivea mes~age on Ynet_A: a 
Processor· 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 rec~ived mess .3ge on Ynet_B: a 
Processor 3 received message on Ynet A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_B: a 
Processor 4 received message on Yne1:_9: a 
------------~-~-------~---------~-~-----~--------~ 
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ALL PROCESSORS RECEIVE !OLE SIGNAL FOR 3 CYCLES 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 1 
Proc.essor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
P r o c e· s s o r 4 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_8: 
received message on Ynet_A: 
received messag~ on Ynet_A: 
received message on Ynet_B: 
receiv9d message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_8: 
received message on Ynet_8: 
received message on Yn~t_A: 
received messa~e on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
receiv·ed message on Ynet 8: 
received message on Ynet 8: 
r~ceived message on Ynet A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet 8: 
-----------------------~--~----~-------~------------
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-----------------------------------------------------ALL PROCESSORS RECEIVE T~E 1ST PACKET 
SENT FROM PROCESSOR 3 (abaa] 
---------------1;t-;~~ci-[;]--------------------------
?~~~;;;~~-1-~;~;i;;<l-;;;;;g;-~~-v~;t:A~--;-----------
Proces sor 2 recaived message on Ynet_A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet_5: a 
Processor 3 received messdge on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_o: a 
Processor 4 rec~ived message on Ynet_B: a 
----------~--------------------------~---------------2nd .uord (bJ 
-------------------------------~--~------------------Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 received message on Ynet_B: b 
Processor 2 received message on Ynet_B: b 
Processor 3 r~ceived message on Ynet_A: b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet_B: b 
Processor 4 received me s"S age on Ynet_B: b 
-----------------------~-----------------------------3rd word (a] 
---------------------------~-~--------~--------------Processor 1 received message on Ynet 
-
A: a 
Processor 2 receiv~d message on Ynet 4 : a 
-Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet_ 8: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_ B : a 
Processor 4 received message on Ynet 
-
B : a 
-----------------------------------------------------4th word (aJ 
------------~----------------------------------------Processor 1 received message on Ynct_A: a 
Processor 2 received me ·s sage on Ynet A •. 
- . 
a 
Processor 1 received message on Ynet_8: a 
Processor 2 r~c -ei ved message on Ynet_B: a 
Processor 3 r~ceived message on Ynet_A: a 
Processor 4 received messag~ on Ynet_A: a 
Processor 3 received message on Ynet_s: 3 
Processor 4 received message on Ynet_ a: a 
----------------------~------------~-------~---------
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_B: 
Processor 2 received message on Ynet~!: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 
Processor 1 
receiv~d message on Ynet e: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_B: 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
2 
1 
2 
3 received message on Ynet_A: 
4 receiveo message on Ynet_A: 
3 received message on Ynet_8: 
4 receiv~d message on Ynet_a: 
1 received message on Ynet_A: 
2 received message on Ynet_A: 
1 received message on Ynet_B: 
2 received message on Ynet_S: 
3 received message on Ynet_A: 
4 received message on Ynet_A: 
3 r~ceived message on Ynet_B: 
4 received message on Ynet_B: 
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·--------------~-------------------------------------ALL PROCESSORS RECEIVE THE 1ST PACKET 
SENT FROM PROCESSOR 4 (abac] 
-----------~-----------------------------------------1st word (aJ 
-------------------------~---------------------------Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_s ·: a 
Processor 2 received message on Ynet 8: a 
-Processor 3 received message on Ynet_A: a 
Processor 4 received :nessage on Yn~t_A: a 
Processor 3 received message on Ynet 8 . 
- . 
a 
Processor 4 received message on Ynet_B: a 
2nd word Cb] 
-----------------------------------------------------Processor 1 received mes!age on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Process·or 1 received me·ssage on Ynet_B: b 
Processor 2 received message on Ynet_B: b 
Processor 3 received message on Ynet A. 
- . 
b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet_a: b 
Processor 4 received message on Ynet_8: b 
3rd word (a] 
-------------~------------------------~--------------Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_ B : a 
Processor ? received message on Ynet_ 0: a ... 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Y n· et_ .~: a 
Processor ~ received message on Yn'?t_8: a _,, 
Processor 4 received message on Ynet_ 8: a 
-----------------------------------------------------4th word (cJ 
--------------~--------------------------------------Processor 1 receiv~d ntessa9e on Ynet_A: ~ 
Processor 2 received message on Ynet_A: c 
Processor 1 received message on Ynet_8: c 
Processor 2 received message on Ynet_B: c 
Processor 3 received message on Ynet_A: c 
Processor 4 received message on Ynet_A: c 
Processor 3 received message on Ynet_B: c 
Processor 4 received message on Ynet_B: c 
-----------------------------------------------------
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-----------~----------------------------------------ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
----------------------------------~-----------------Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
received message on 
received message on 
received message on 
received message on 
received message on 
received message on 
received message on 
received message on 
r~ceived message 
received message 
received message 
received message 
on 
on 
on 
,.. 
on 
~eceived message on 
received message on 
received message on 
received me~sage on 
received message on 
received massage on 
r~ceived message on 
received message on 
received message on 
received message on 
received message on 
receivad message on 
Yne-t:_A: 
Ynet_A: 
Ynet_5: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_8: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_6: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_s: 
Ynet_8: 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet 8: 
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---------------~---------------------~-~----~--------ALL PROCESSORS RECEIVE THE 1ST PACKET 
SENT FROM PROCESSOR 1 CabcdJ 
1st word (a] 
-----------------------------------------------------Process·or 1 received ·message on Ynet_A: a 
Processor 2 received message on Ynet A. 
- . 
a 
Processor 1 received message on Ynet_s·: a 
Processor 2 received message on Ynet_B: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet 
-
A: a 
Processor 3 received message on Ynet_B: a 
Processor 4 received mes5age on Ynet 8. 
- . 
3 
2nd word (b] 
----~------------------------------------------------Processor 1 received mE'·ssage on Ynet_A: b 
Processor 2 received ;nessage on Ynet A • 
- . 
b 
Processor 1 received mes5age on Ynet_2: b 
Processor 2 received message on Ynet B • 
- . 
b 
Procassor 3 received message on Ynet_A: b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message ori Ynet_s: · b 
Processor 4 received me·s~age on Ynet_B: b 
-----------------------------------------------------3rd word [cJ 
-----------------------~-------~-------------~-------Processor 1 received message on Ynet_A: c 
Processor 2 received message on Ynet_A: c 
Processor 1 received message on Ynet B: c 
Processor 2 received message on Ynet a : c 
-Processor 3 received message on Ynet A: c 
-Processor 4 receivea message on Ynet_A: c 
Processor 3 received message on Ynet_B: c 
?rocessor 4 received message o~ Ynet 0 • c lo.- • 
4th word [dJ 
--------------------~--~-----------~-----------------Processor 1 received message on Ynet_A: d 
Processor 2 r~ceiv~d message Ort Ynet.A: d 
Processor 1 received mess~go on Ynet_6: d 
Processor 2 received message on Ynet_e: d 
Processor 3 recaived message on Ynet_A: d 
Processor 4 received message on Ynet_A: d 
Processor 3 received message on Ynet_a: d 
Processor 4 receivad message on Ynet_B: d 
-~-----------------~--~~---~-------------------~-----
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ALL PROCESSORS ~ECEIVE IDLE FOR 3 CYCLES 
1 received message 
2 received message 
on 
on 
1 
2 
received message on 
received message on 
3 received message on 
received messag~ 
receiveu message 
rec9ived message 
on 
on 
on 
received message on 
received m~ssage on 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet_e: 
Ynet_A: 
Ynet_A: 
Ynet_8: 
Ynet_S: 
Ynet A: 
Ynet_A: 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
4 
3 
4 
1 
2 
1 
2 
received message on Ynet_B: 
received message on Ynet_B: 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
r~ceived message on 
received message on 
received mes5age on 
rec~ivea m~ssage on 
received message on 
received message on 
received message on 
received me3sage on 
received mess3ge on 
received messag~ on 
received message on 
received massage on 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet_B: 
Ynet_A: 
Ynet_A: 
Ynet_b: 
Ynet_B: 
---------~--------------~--~-----------------------
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---ALL-PRocessoRs-REcerve-rH~-2No-?AcKET-------------
s eNr FROM P~OCESSOR 1 (iijjiJ 
-~---------------------------------------------------1st word (i] 
---------------~-----------~--~----------------------Processor 1 received mes~age on Ynet_A: i 
Processor 2 received message on Ynet A: i 
Processor 1 recaived messag~ on Ynet _s: i 
Processor 2 received message on Ynet B· 
- . 
i 
Processor 3 received message on Ynet_A: i 
Processor 4 received message on Ynet A· 
- . 
i 
Processor 3 received message on Ynet B: i 
Processor 4 receivea message on Ynet a: i 
-----------------------~-----------------------------2nd word (iJ 
-----------------------------------------------------Processor 1 received ml?ssag~ on Ynet_A: i 
Processor 2 received message on Ynet_A: i 
Processor 1 received message on Ynet_a: i 
Processor 2 received message on Ynet_S: i 
Processor 3 received message on Ynet_A: i 
Processor 4 received message on Ynet_A: i 
Processor 3 received message on Ynet_B: i 
Processor 4 rec_eived message on Ynet_ E : i 
-----------------------------------------------------3rd word ('j] 
-------------------------------------~~--------------Processor 1 received message on Ynet_A: j 
Processor 2 received m~ssage ori Ynet_A: j 
Processor 1 received message on Ynet 
-
8: j 
Processor 2 received message on Ynet a: j 
Processor 3 received message on Yne1:_A: j 
Processor 4 r~ceived message on Ynet_A: j 
Processor 3 received message on Ynet_8: j 
Processor 4 received message on Ynet 8: j 
4th u:ord CjJ 
-------------------------------------~---------------Proce-s sor 1 received message on Ynet A. 
- . 
j 
Processor 2 received me~sage on Ynet_A: j 
Processor 1 received me.ssage on Ynet_B: j 
Processor 2 received message on Y net_ 6 :· j 
Processor 3 received message on Ynet_A: j 
Processor 4 received message on Ynet_A: j 
Processor 3 recei\l~d ;ne.3sage ori Ynet_6: j 
Processor 4 received message on Ynet_6: j 
---------~-------------------------------------------
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---------------------~------------------------~----5th word [i] 
~-~~---------------------------~-----------------~-Processor 1 receiv~d message on Ynet_A: i 
Processor 2 received message on Ynet_A: i 
Processor 1 received mes~age on Ynet_B: i 
Processor 2 received message on Ynet_B: i 
Processor 3 received message on Ynet A: i 
Processor 4 received message . on Ynet_A: i 
Processor 3 received message on Ynet_B: i 
Processor 4 received message on Ynet_s ·: i 
ALL PRuCESSORS R~c=rvE IDLE FOR ~ CYCLES 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 3 
Processor 4 
Processor 
Processor 
Processor 
1 
2 
1 
received message on Ynet_A: 
received message on Ynet_A: 
received mes~age on Ynet_B: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on 
rec~ived mess~ge on 
received message on 
received message on 
received message on 
Ynet_S: 
Ynet_B -: 
Ynet_A: 
Ynet_A: 
Ynet_e: 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Process or 
Processor 
2 received· message on Ynet_e: 
3 
4 
3 
4 
1 
2 
1 
2 
3 
4 
received mes~age on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_B: 
received message on Ynet_A: 
received mes~age on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_9: 
recaived message on Ynet_A: 
received message on Ynet_A: 
3 received message on Ynet_8: 
4 received message o~ Ynet_8: 
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--------------------------------------~------------~-ALL PROCESSORS RECEIVE THE 2NC PACKET 
SENT FROM PROCESSOR 2 (jjjljkk] 
-------------------------------~---------------------1st word [jJ 
-----------------------------------------------------Processor 1 rec~ived mess~ge on Ynet_A: j 
Processor 2 received message on Ynet_A: j 
Processor 1 received message on Ynet_B: j 
Processor 2 received message on Ynet_··s: j 
Processor 3 received message on Ynet_A: j 
Processor 4 received message on Ynet_A: j 
Processor .., received message .) on Ynet B: j 
Processor 4 received message on Ynet_8: j 
------~--------------------------------~-------------2nd word (j] 
-----------------------------------------------------Processor 1 received message on Yn~t A· 
- . 
j 
Processor 2 received message on Ynet_A: j 
Processor 1 received messaga on Ynet_8: j 
Processor 2 received m-e ss age on Ynet_B: j 
Processor 3 receiv~d message on Ynet_A: j 
Processor 4 received messa·ge on Ynet_A: j 
Processor 3 rec~ived message on Ynet_e: j 
Processor 4 received mes~aga on Ynet_2: j 
------~---------------~------------------------------3rd •..uord (j] 
-~----------------~----------------------------------Processor 1 received messcige on Ynet_ .4: j 
Processor 2 received message on Ynet_A: j 
Processor 1 received message on Ynet_B: j 
Processor 2 r.?caived message on Ynet 
-
B: j 
Processor 3 r~ceivea message on Ynet_A: j 
Processor 4 raceived message on Ynet_A: j 
Processor 3 receiv9d m~ssage on Ynet 
-
e. : j 
Processor 4 received messag~ on Ynet_S: j 
~-----------------------------------------------~----4-th word ClJ 
-----------------------------------------------------Processor 1 received message on Ynet_A: l 
Processor 2 received message on Ynet_A: l 
Processor 1 received messaQe on Ynet_e: 1 
Processor 2 r~ceived message on Ynet_B: 1 
Processor 3 received message on Ynet_A: l 
?roces.sor 4 received message on Ynet_A: l 
Processor 3 received message Of'.' Ynet_B: 1 
Processor 4 received message on Yneit_a: 1 
-----~--------~----------------------~-~-------------
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5th word (j] 
------------------------------------------------- · Processor 1 received message on Ynet 
-
A: j 
Processor 2 received message on Yngt_ .A: j 
Processor 1 receiv.ed message on Ynet 8: j 
Processor 2 received message on Ynet_B: j 
Processor 3 received message on Ynet A: j 
Processor 4 received message on Ynet_A: j 
Processor 3 received message on Ynet_B: j 
Processor 4 received message on Ynet_a: j 
--------~----------------------------------------6th word (k] 
----------~------~-------------------~-----------Processor 1 r~ceived message on Ynet_A: k 
Processor 2 received message on Ynet_A: k 
Processor 1 received message on Ynet_6: k 
Processor 2 received message on Yn~t_e: k 
Processor 3 received message on Ynet_A: k 
Processor 4 received message on Ynet A. 
- . 
k 
Proces ·sor 3 received message on Ynet_B: k 
Processor 4 received message on Ynet_ a: k 
-------------------------------------------------7th WO .rd CkJ 
----------~----------------------------~---------Processor 1 received message on Ynet A: k 
-Processor ~ received message on Ynet_A: k (;. 
Processor 1 received message on Ynet_e: k 
Processor 2 received m~ssage on Ynet_8: k 
? ro ces so·r .., received message on Ynet_A: k J 
Processor 4 received message on Ynet_A: k 
Processor 3 received messagie on Ynet_B: k 
Processor 4 rec~iveJ message on Ynet_ B: k 
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_8: 
Processor 2 received message on Ynet_e: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_S: 
Processor 4 received message on Ynet_B: 
Processor 1 received message on Ynet_A: 
~rocessor 2 received message on Ynet_A: 
Processor 1 received m~ssage on Ynet_B: 
Processor 2 received message on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 received message on Ynet_B: 
Processor 1 received mess~ge on Ynet_A: 
Processor 2 r~ceived message o~ Ynet_A: 
Processor 1 received message on Ynet_S: 
Processor 2 received m~ssage on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_S: 
Processor 4 r~ceived message on Ynet B: 
-----~---------------------------~---------------
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-------------------------------------------------ALL PROCESSORS RECEIVE THE 3RD PACKET 
SENT FROM PRCCESSOR 2 (abbbJ 
-------------------------------------------------1st word [aJ 
-------------------------------------------------Processor 1 received message on Ynet_A: a 
Processor 2 received mess.age on Ynet_A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet_B: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_B: a 
Processor 4 received message on Ynet_B: a 
---------------~-----------------~------------~--2nd ~ord (b) · 
Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 received message on Ynet_B: b 
Processor 2 received message on Ynet_B: b 
Processor 3 receivea m~ssage on Ynet_~: b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet_B: b 
Processor 4 received messag~ on Ynet_8: b 
3rd word EbJ 
----------------------~-------------------~------Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 received message on Ynet_B: b 
Processor 2 received message on Ynet_B: b 
Processor 3 received message on Ynet_A: b 
Processor 4 received message on Ynet_A: b 
Processor 3 received mes~age on Ynet 8: b 
Processor 4 received message on Ynet_B: b 
-------------------~-----------------------------4th word (b] 
-------------------~------------~---------------~ Processor 1 received message on Ynet_A: b 
Processor 2 raceived message on Ynet_A: b 
Processor .1 received message on Ynet_B: b 
Processor 2 received mes!age on Ynet_e: b 
Processor 3 received message on Ynet_A: b 
Processor 4 received message on Ynet_A: b 
Processor 3 . received messa9e on Ynet_B: b 
Processor 4 received m~ssage on Ynet_9: b 
---------------------------~---------------------
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
1 received message on , Ynet_A: 
2 received message on Ynet_A: 
1 received message on Ynet_B: 
2 received message on Ynet_B: 
3 received message on Ynet_A: 
4 received messag~ on Ynet_A: 
3 received message on Ynet_a ·: 
4 received message on Ynet B: 
1 received message on Ynet_A: 
2 received message on Ynet_A: 
received mess~ge on Ynet_B: 
receiverj m~ssage on Ynet_S: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
rec~ived message on Ynet_B: 
received message on Ynet_A: 
received message 
r~ceived message 
received message 
r~ceived message 
on 
on 
on 
on 
Ynet_A: 
Ynet_8: 
Ynet_e: 
Ynet_A: 
1 
2 
3 
4 
3 
4 
1 
2 
1 
2 
3 
4 receivad message on 
3 receLved message on 
4 received message on 
Y·n et_ A: 
Ynet_S: 
Ynet 8: 
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-------------------~-----------------------------ALL PROCESSORS RECEIVE THE 2NO PACKET 
SENT FROM PROCESSOR 3 [kjklJ 
-------------------------------------------------1st word (k] 
-------------------------------------------------Processor 1 received message on Yne .t A. 
- . 
k 
Processor 2 receivea message on Ynet A· 
- . 
k 
Processor 1 received message on Ynet 
-
B: k 
Processor 2 received message on Ynet_B: k 
Processor 3 received message on Ynet_A: k 
Processor 4 received message on Ynet A· 
- . 
k 
Processor 3 received message on Ynet 8• 
- . 
k 
Processor 4 received message on Ynet_B: k 
-------------------------------------------------2nd word (j] 
--------~----------------------------------------Processor 1 received messaga o" Ynet_A: j 
Processor 2 received message on Ynet_A: j 
Processor 1 received message on Ynet_s: j 
Processor 2 receiveci message on Ynet_B: j 
Procassor 3 received message on Ynet_A: j 
Processor 4 received message on Ynat_A: j 
Processor 3 received message on Ynet_B: j 
Processor 4 receiveo message on Ynet_B: j 
------ .. -----------.-------------------------------3rd word CkJ 
-------------------------------------------------Processor 1 received message on Ynet A • 
- . 
k 
Processor 2 receivea message on Ynet_A: k 
Processor 1 received message on Ynet_B: k 
Processor 2 receiv~d message on Ynet_ 8: k 
Processor 3 received message on Ynet_A: k 
Proces·sor 4 received message on Ynet_A: k 
Processor 3 received message on Ynet_S: k 
Processor 4 r&ceived message on Ynet_E:: k 
---------------------------------------~-----~---4th word [lJ 
--------------------------------~----------------Processor 1 reci:ived message Ort Ynet_A: , ... 
Procissor 2 received· messa9v on Yn et.A ·: 1 
Processor 1 received messeige on Yn'?t_B: 1 
Processor 2 received message on Ynet_B: 1 
Processor ~ received me·ssage on Ynet_A: l 
Processor 4 received messag~ on Ynet_A: 1 
Processor "t r~ceiv~d message on Ynet_B: 1 ..; 
Processor 4 received message on Ynet 6 : l 
--------------------~--------------~-~----------~ 
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------------------------~------------------------ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
----------------------------~--------------------Processor 1 received message on Ynet~A: 
Processor 2 received message on Ynet_A: 
Processor 1 rec~ived message on Ynet_B: 
Processor 2 received messag~ on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 receiv~d message on Ynet_S: 
Processor 4 received message on Ynet_B: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_8: 
Processor 2 received message on Ynet_B: 
Processor 3 receiv~d message on Ynet_A: 
?rocessor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 r~ceived message on Ynet_B: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet A: 
Processor- 1 received message on Ynet S: 
Processor 2 received message on Ynet B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_6: 
Processor 4 received message on Ynet_B: 
------------------------------~------------------
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ALL PROCESSORS RECEIVE THE 3RD PACKET 
SENT FROM PRCCESSOR 3 (aeim] 
1st word [a] 
-------------------------------------------------Processor 1 rt:ceived message on Ynet_A: a 
Processor 2 received message on Ynei:_A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet_e: a 
Processor 3 received messQge on Y n·et _ .A: a 
?rocessor 4 received message on Ynet A• 
- . 
a 
Processor 3 received message on Ynet_8: a 
Processor 4 received message on Ynet 9. 
- . 
a 
--------------------~----------------------------2nd u:ord (eJ 
--------------------------------~----------------Processor 1 received messag.a on Ynet_A: e 
Processor 2 received message on Ynet A: e 
-Processor 1 received message on Ynet_B: e 
Processor 2 received message on Ynet_B: e 
Processor 3 received message on Ynet_A: e 
Processor 4 received message on Ynet A• 
- . 
e 
Procassor 3 received message on Ynet_B: e 
Processor 4 rec~ived message on Ynet_8: e 
-------------~---------~-------------------------3rd word EiJ 
--------------------------~---~------------------Processor 1 received messaga on Ynet_ A : i 
Processor 2 received message on Ynet 
-
A: i 
Processor 1 receiv~d message ori Ynet_B: i 
Processor 2 received message on Ynet 
-
8: i 
Processor 3 received message on Ynet_ A: i 
Processor 4 received message on Ynet_A: i 
Processor 3 received message on Yn-at B. 
- . 
i 
Proces-sor 4 recaived message ori Yn et a: i 
4th word [rriJ 
---------------------------------------------~---Processor 1 received mes sag~ on Ynet_A: · m 
Processor 2 receiv~d message on Ynet_A: m 
Processor 1 r-:ceived :nessage on Ynet_B: m 
Processor 2 receiv~d message on Ynet_$3: m 
Processor 3 received message on Ynet_A: m 
Processor 4 rec9ived message- on Ynet_ A: m 
Processor 3 received message on Ynet_B: m 
Processor 4 received i1lt:'SSag~ on Ynet 8 : m 
-------------------------------------------------
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----------~--------------------------------------ALL PROCESSORS RECEIVE IDLE FCR 3 CYCLES 
ProcQssor 1 
Processor 2 
Processor 
Processor 
1 
2 
received message on 
r~ceived message on 
r~ceived message on 
received message on 
Y·net_A: 
Ynet_A: 
Ynet_B: 
Ynet B: 
Processor 
Processor 
3 received message on 
4 received message on 
Ynet_A: 
Ynet_A: 
Process·or 3 
Processor 
Processor 
Processor 
Procassor 
4 
1 
2 
1 
received message on 
received message on 
Ynet_B: 
Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_S: 
Processor ~ received message on Ynet_6: 
Processor 3 received message on Ynet_A: 
Processor · 4 received message on Ynet_A: 
?rocessor 3 received message on Ynet_8: 
Processor 4 received message on Ynet_B: 
Processor 1 received mess~ge on Ynet_A: 
Processor 2 r~ceived message on Ynet A: 
Processor 1 recaived message on Ynet_B.: 
Processor 2 r~ceiveJ message on Ynet_S: 
Proc~ssor 3 received message o" Ynet_A: 
Processor 4 received mes~age on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 received message on Ynet_3: 
-------------------------------~--------------~--
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-------------------------------------------------
------------------------------------~------------ALL PROC~5SORS RECEIVE THE 2ND PACKET 
SENT FROM PROCESSOR 4 (lptJ 
-------------------------------------------------1st word [1) 
-------------------------------------------------Processor 1 received message on Ynet 
-
A: 1 
Processor 2 received message on Ynet A • 
- . 
1 
Processor 1 received mes sag~ on Ynet B. 
- . 
1 
Processor 2 received message on Ynet 
-
B: 1 
Processor 3 recaived message on Ynet A • 
- . 
1 
Processor 4 received message on Ynet A. 
- . 
1 
Processor 3 receive a message on Ynet_B: 1 
Processor 4 received message on Ynet_S: l 
-------------------------------------------------2nd word [p] 
-------------------------------------------------Processor 1 received message on Ynet_A: p 
Processor 2 received message on Ynet_A: p 
Processor 1 received message on Ynet_B: p 
Processor 2 received message on Ynet_B: p 
Processor 3 received message on Ynet A• 
- . 
p 
Processor 4 received message on Ynet A. 
- . 
p 
Processor 3 received message Or'l Ynet_S: p 
Processor 4 received message ori Ynet_s: p 
-------------------------------------------------3rd word CtJ 
-------------------------------------------------Processor 1 rec~ived message on Ynet_A: t 
Processor 2 re-ceived message on Ynet_A: t 
Processor 1 received message on Ynet_B: t 
Processor 2 rec~ived message on Ynet_B: t 
·Processor 3 received message on Ynet 
-
A: t 
Processor 4 received message on Ynet_A: t 
Processor 3 received message on Ynet_ B: t 
Processor 4 received messa99 on Ynet_S: t 
-------------------------------------------------
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ALL PROCESSORS RECcIVE IDLE FCR 3 CYCLES 
------------------------------~----~-------------Processor 1 received message on Ynet_A: 
Processor 2 rec~ived message on Ynet_A: 
Processor 1 received mess3ge on Ynet_B: 
Processor 2 received message on Ynet_e: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_e: 
Processor 4 r~ceived message on Ynet_B: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_B: 
Processor 2 r~ceived message on Ynet_8: 
Processor 3 received m9ssage on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received m~ssage ~n Ynet_B: 
Processor 4 receivea message on Ynet_S: 
Processor 1 received message on Ynet_A: 
Processor 2 receiv~d message on Ynet_A: 
Processor 1 receiv~d message on Ynet_B: 
Processor 2 received message on Ynet_S: 
Processor 3 received message on Ynet A: 
Processor 4 receiv~d messag~ on Ynet_A: 
Processor 3 r~ceived m~~sage on Ynet_B: 
Processor 4 received message on Ynet B: 
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ALL PROCESSORS kcCE!VE TH~ 3RD PACKET 
SENT FROM PROCESSOR 1 [nnmmJ 
1st word (n] 
---------------------------------~--------------~ Processor 1 received message on Ynet_A: n 
Processor 2 received message on Ynet A. 
- . 
n 
Processor 1 received message on Ynet_B: n 
Processor 2 received message on Ynet 
-
B: n 
Processor 3 received message on Y n-e t _ ·4: n 
Processor 4 recaived messc:lge on Yne1: A. 
- . 
n 
Processor 3 received message on Ynet E • - .. n 
?rocessor 4 received message on Ynet e . 
- . 
n 
2nd word (n] 
-----------------------~---~---------------------Processor 1 receiv~d message on Ynet_A: n 
Proc~ssor 2 received message on Ynet_A: n 
?rocessor 1 received message on Ynet 8. 
- . 
n 
Processor 2 received m~ssa9e on Ynet B : n 
-Processor 3 received m·e s 5 age on Ynet_A: n 
Processor 4 received mes sag ·? on Ynet_A: n 
Processor 3 rec~ived message on Ynet 8. 
- . 
n 
Processor 4 rec~iveo message on Ynet_ ~ . ..., . n 
3rd word EmJ 
--------~----------------------------------------Processor 1 .received message Or" Ynet A: m 
-Processor 2 received m1?ssa9e on Yn~t A : m 
-Processor 1 received message on Yn et s . 
- . 
m 
Processor 2 receivgd message on Ynet 8 : m 
Processor 3 received m~ssage on Ynet_A: m 
Processor 4 received m~ssage on Ynet_.~: m 
?rocessor 3 received message on Ynet 
-
5: m 
Processor 4 received mes sag.a on Ynet 3: m 
-
4th word (rr) 
----------------------------------~--------------Processor 1 received messaga O"' Ynet 
-
A: m 
Processor 2 rc?ceived message on Ynet 
-
A : m 
Processor 1 received message on Ynet ~· . OJ • m 
Processor 2 r ~c ei v ed. mf"SSZago on Ynet_ 8 : m 
Processor 3 r.aceivau messa9e on Yn-2t_A: m 
Processor 4 receive a mes:a9~ on Yne-t_A: m 
Processor .3 received n:ie3sag~ on Ynet_a: m 
Processor 4 received messag:a on Yn.at e. : m 
----------~--------------------------------------
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---------~------~--------------------------------ALL PROC~SSORS RECEIVE !DLE FOR 3 CYCLES 
~rocessor 1 
P r o c .e s s or ::. 
received message 
receiv~d message 
r e c e i v .e d m e s s a g e 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
on 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
received message 
3 receiveQ message 
4 
3 
4 
1 
received message 
received message 
received message 
received message 
2 received message 
1 r~~eived message 
2 receiv~d message 
3 received message 
received message 
message 
4 
3 
4 
1 
2 
1 
2 
received 
rec-eived 
received 
message on 
mes~2ge on 
received 
received 
received 
3 received 
4 ,... e c e iv ed 
3 r-?ceived 
4 receiv ·-~d 
message 
message 
m~ssage 
message-
m.essage 
me~sage 
message 
on 
on 
on 
on 
on 
on 
on 
Ynet_A: 
Ynet_A: 
Ynet_8: 
Ynet_B: 
Ynet_.O: 
Ynet_A: 
Ynet_a: 
Ynet_B: 
Yn~-t_A: 
Ynet_A: 
Ynet B: 
Y :i et_e.: 
Ynet_A: 
Ynet_A: 
Ynet_8: 
Ynet_s: 
Ynet_A: 
Ynet_.A: 
Ynet_B: 
Ynet_:: 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet B: 
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-------~-----------------------------------------ALL PROCESSORS RECEIVE THc 3RC PACKET 
SENT FROM PROCESSOR 4 (xbf jna] 
------------------~---------------~--------------1st 1.uord CxJ 
--------------------------------~----------------Processor 1 received message on Ynet 
-
~= x 
Processor 2 received m .~ssage on Ynet_A: x 
Processor 1 receiveu message on Ynet 6 : x 
Processor 2 received message on Y net B. 
- . 
x 
Processor ... received mess~ge Ynet A. ~ on 
- . 
x 
Processor 4 received messC:tge ori Ynet 
-
A: x 
Processor 3 received message on Ynet 
-
B: x 
Processor 4 received message on Ynet 8 : . x 
-
2nd uiord Cb] 
----------------------------~--------~----------~ Processor 1 received message on Ynet_A: b 
Processor 2 received me.5sage on Yn et 
- .A. : b 
Processor 1 receive-:1 me-ssage on Ynet_e: b 
Processor 2 received message -~n Ynet_B: b 
Processor 3 received meissage on Ynet_A: b 
Processor 4 received message on Ynet 
-
A: b 
Processor 3 received message on Ynet_s: b 
Processor 4 received mes~ag.? on Ynet_e: b 
-------------------------------------------------3rd tlJOr d (f] 
-------------------------------------------------Processor 1 r~ceived mes sag.? on Ynet A: f 
-Processor 2 received message o.n Ynet A : f 
Processor 1 received me:Ssage O!"' Ynet_a: f 
Processor 2 received message on Ynet 6 • 
- . 
f 
Processor 3 received message on Ynet_ .A: f 
Processor 4 receive·:.1 message on Ynet A • . f 
-Processor 3 received message on Ynet B: f 
Proc~ssor 4 received message on Ynet_B: f 
------------------~------------------------------4th VJi:>r d [jJ 
------~------------------------------~--~--------Processor 1 received message · on Ynet_A: j 
?roeessor 2 r~e~ived · m~ssa?e on Yn~t_ A: . j 
Processor 1 rE:ceived message on Ynet_B: j 
Processor 2 received message on Ynet_S: j 
Processor 3 rec~ived message on Ynet_A: j 
Processor I receiv~d message on Yr.et A : j a+ 
-Processor 3 receiveCJ message on Yn~t_S: j 
Processor 4 received rr:t:?SS3ge on Yn~t s : j 
-------------------------------------~-----------
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-------------------------------------------------5th word (n] 
-------------------------------------------------Processor 1 received message on Ynet A • 
- . 
n 
Processor 2 received mess ag .e on Yn~1: A. 
- . 
n 
Processor 1 receiv~d message on Ynet B. 
- . 
n 
Processor 2 received message or. Ynet_9: n 
Processor 3 received mess .age on Ynet 
-
A : n 
Processor 4 received message on Ynet_A: n 
Processor 3 received mes5:age on Ynet 
-
6: n 
Processor 4 received messc.ge on Ynet_8: n 
-------------------------------------------------cth \.I.JO rd [a) 
---------------------------------------------~---Processor 1 r .e c e iv e d mess3ge on Ynet 
-
A: a 
Processor 2 rec.aived message on Ynet A: a 
Processor 1 received message on Y~et s: a 
-Processor 2 received mess.age on Ynet R • a 
--· Processor 3 receiv~d message on Y~et 
-
A : a 
Proces$or 4 received message on Ynet_A: a 
Processor 3 received m~ssage on Ynet c • C! ..... 
Processor 4 received message on Ynet E : a 
ALL PROCESSORS RECEIVE IDLE fCR 2 CYCLES 
Processor 1 
Processor 2 
Proc~ssor 1 
Processor 2 
Processor .5 
Processor 4 
received message o~ 
received message on 
received message on 
received message on 
r~ceived message on 
received m~ssa9c on 
Processor 3 received message on 
Processor 4 received message on 
Processor 1 received message on 
Processor 2 received messag& o~ 
Processor 1 received m~ssage on 
Processor 2 received message on 
Processor 3 received mPssage on 
'Processor 4 received message on 
Processor 3 received m~ss~ge o~ 
Processor 4 received mess~ge on 
Ynet_A: 
Ynet_~: 
Ynet E: 
Ynet_e. : 
Ynet ~: 
Ynet_A: 
Ynet_B: 
Ynet B: 
Ynet_A: 
Ynet_n: 
Ynet_e.: 
Ynet_s: 
Ynet_A: 
Ynet_A: 
Ynet_S: 
Ynet_e: 
MAIN IS EXITED -- ALL PACK~TS PROCESSED 
Exiting main 
APPENDIX D 
SAMPLE OUTPUT WITH INTERRUPT 
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PARALLEL YNET 
SAM?LE OUTPUT WITH INTERRUPT 
data read in 
(dashed 1 in e·s appear between packets) 
. Processor 1 Processor 2 Proccesor 3 Processor 4 
a 2 1 a 2 1 a 2 1 a 2 1 
b 1 1 b 0 0 b 1 1 b 1 1 
c 0 1 a c 0 a 0 0 a 0 0 ___ .. ______ 
d 0 0 j 2 0 a 0 0 c 0 1 
----------- ------------ -----------i 2 0 j 1 0 k 2 1 l 2 0 
i 1 0 j 0 1 j 1 a p 0 0 
j 0 1 l 1 0 k 0 0 t 0 1 
--- .. --------
j 0 1 j c 1 1 0 1 x 2 0 
-----------
i 0 1 k a 0 a 2 1 b 1 1 ._ __________ 
n 2 1 k c 0 e 1 a 1 0 1 
-----------
n 1 1 a 2 1 i 0 1 j 1 0 
m 0 0 b 1 1 m 0 0 n 0 0 
-----------
m 0 0 b a 0 a 3 0 a 0 0 
------------ -----------
n 3 0 b c 0 b 3 0 b 3 a 
-----------
c 3 1 x 3 1 c 3 1 c 3 1 
IA_node1 has started executing. 
I3_node2 has started executing. 
!IA 
-
node1 has started executing. 
I~_node2 has started ex~cuting. 
I8_node1 has started executing. 
Il8_node1 has _started executing. 
Top_A has started executing. 
Too_B has started executing. 
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PROCESSORS RECEIVE IDLE SIGNALS FOR 2 CYCLE$ 
Processor 
Processor 
?roc.assor 
Processor 
Proce·s sor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
1 received message on Ynet_A: 
2 received message on Ynet_A: 
1 received message on Ynet_B: 
2 received message on Ynet_8: 
3 
4 
received message 
received message 
3 received message 
4 received message 
1 received message 
on 
on 
on 
on 
on 
Ynet_A: 
Ynet_A: 
Ynet_B: 
Ynet_s: 
Ynet_A: 
2 
1 
2 
received message on Ynet_A: 
received message o~ Ynet_e: 
received message on Ynet_B: 
3 received message on Ynet_A: 
4 received message on Ynet_A: 
3 received message on Ynet_8: 
4 received message on Ynet_B: 
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-----------------------------------~--------------
-------------------------.-..~----------------------
·ALL PROCESSORS RECEIVE THE 1ST PACKET 
SENT FROM PROCESSOR 2 (abaJ 
1st word (aJ 
--------------------------------------------------Processor 1 rec.::ived message on Yne-t_A: a 
Processor 2 received message on Ynet_A: a 
Proc~ssor 1 received messc,ge on Ynet_B: a 
Processor 2 received message on Ynet_B: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_e: a 
Processor 4 received message on Ynet_B: a 
------------~-------------------------------------2nd word [b] 
----------------------------------~---------------Proce·ssor 1 received mes sag& on Y n.et_A: b 
Processor 2 received message on Ynet 
-
A: b 
Processor 1 received message on Ynet_S: b 
Processor 2 received message on Ynet_5: b 
Processor 3 received message on Ynet A. 
- . 
b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet 
r 
s· 
- . 
b 
Processor 4 received message on Ynet_B: b 
-------------------------~--------------------~~--3rd word CaJ 
----~----------~----------------------------------Processor 1 received me$sage on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet _a: a 
Processor 2 received message ori Ynet_B: a 
Processor 3 received message ori Ynet_ .A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message on Ynet_B: a 
Processor 4 received message on Ynet_B: a 
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ALL PROCESSORS RECEIVE IDLE SIGNAL FOR 3 CYCLES 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
?rocessor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
?rocessor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
1 received message on Yne~_A: 
2 received message on Ynet_A: 
1 received message on Ynet_B: 
2 received message on Ynet B: 
3 received message on Ynet_A: 
4 
3 
4 
1 
2 
1 
2 
3 
4 
3 
4 
1 
2 
1 
2 
3 
4 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on / Ynet_A: 
received message on Ynet_e: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_B: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_B: 
received message on Ynet_6: 
received message on Ynet A: 
Processor 3 
received message on Ynet_A: 
received message on Ynet B: 
4 received message on Ynet_B: Pro·cessor 
---------------~-------------~---------------------- -
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--iLL-PRocessoRs-Receive-rHe-1sr-PicKEr--------------
s ENr FROM PROCESSOR 3 [abaa] 
---------------1;t-;~~d-(~j--------------------------
-----------------------------------------------------Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet 8: a 
-Processor 2 received message on Ynet 6. 
- . 
a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 r~ceived message on Ynet_8: a 
Processor 4 received message on Ynet s· 
- . 
a 
-----------------------------------------------------2nd word ( b J -
---------------------------~-------~----------------- · Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet A: b 
-Processor 1 received mess a ~re on Ynet_8: b 
Processor 2 received message on _Ynet_e: b 
Processor 3 received message on Ynet 
-
A: b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet_B: b 
Processor 4 received messa ·ge on Ynet 8 • 
- . 
b 
-----------------------------------------------------3rd word (a] 
-~----------------------------~-----~----------------Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_E: a 
Processor 2 received message on Ynet 
-
8: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet 
-
A: a 
Pro.cessor 3 received message on Ynet a : a 
-Processor 4 received message on Ynet_S: a 
-----------------------~-----------~-----------------4th UJord [a] 
-----------------------------------~---------~-------Processor 1 received message on Yn~t_A: a 
Processor 2 received message on Ynet_ A: a 
Processor 1 received message on Ynet_B: a 
Pro.ces s or 2 received message 01" Ynet_B: a 
Processor · 3 r~ceived message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
Processor 3 received message -on Ynet_o: a 
Processor 4 received message on Ynet_a: a 
-----------------------------------------------------
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ALL PROCESSORS RECEIVE IDLE FCR 3 CYCLES 
Processor 1 
Processor 2 
Processor 1 
Processor 2 
received message on Ynet_A: 
received message on Yne~_A: 
r~c~ived message on Ynet_B: 
received message on Ynet_B: 
~rocessor 3 received message on Ynet_~: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_6: 
Processor 4 received message on Ynet_B: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received messag~ on Ynet 8: 
Processor 2 received message on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 received message on Ynet_o: 
Processor 1 received message on:Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_B: 
Processor 2 received message on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Yne~_A: 
Processor 3 r~ceived message on Ynet 8: 
Processor 4 rec~ived mess~ge on Ynet 8: 
----------------------------~~-----------------------
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-----------------------------~------------------------ALL PROCESSORS RECEIVE THE 1ST· PAC~ET 
SENT FROM PROCcSSOR 4 [abac] 
----------------------------------------------------~-1st word (a] · 
------------------------------------------------------Processor 1 received in es sage on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_B: a 
Processor 2 received message on Ynet i:i • a 
-.... 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet 
-
A : a 
-Processor 3 received message on Ynet e • 
- . 
a 
Processor 4 received m~ssage on Ynet_B: a 
------------------------------------------------------2nd word (b] 
------------------------------------------------------Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 received message on Ynet_B: b 
Processor ... received ~ message on Ynet_B: b 
Processor 3 received m~ssag~ on ·vnet_A: b 
Processor 4 received message on Ynet_ A: b 
Processor 3 received message on Ynet 8 • 
- . 
b 
Processor 4 receiv~d message on Ynet_B: b 
-------~----------------------------------~---~-------3rd !.UOr d (a] 
--------------~---------------------------------------Processor 1 rec~ived messag~ on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 1 received message on Ynet_S: a 
Processor 2 received message on Ynet p • '"" . a 
-Processor 3 received message on Ynet A : a 
-Processor 4 received message on Yne1: A. 
- . 
a 
Processor 3 received message on Ynet_B: a 
Processor 4 received message on Ynet 
-
8: a 
------------------------------------------------------4th word CcJ 
--------~-----------~------------------~--------------Proc~ssor 1 received mes sago? on Ynet_A: c 
Processor 2 received message on Ynet_A: c 
Processor 1 received message on Ynet_8 : · c 
Processor 2 received message on Ynet_B: c 
Processor 3 receivea message on Ynet_A: c 
Processor 4 received message on Ynet_ .~: c 
Processor 3 received message on Ynet 
-
e : c 
Processor 4 received message on Ynet_B: c 
------------------------~----------------~------------ · 
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ALL PROC:SSORS RECEIVE !OLE FCR 3 CYCLES 
Processor 1 received message on Yn~t_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_B: 
Processor 2 received message on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 receivad message o~ Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 received message on Ynet_B: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_8: 
Processor 2 received message on _Ynet_B: 
Processor 3 received message on Ynet A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_8: 
Processor 4 received message on Ynet_B: 
Processor 1 received message on Yn~t_A: 
Processor 2 received message on Ynet_A: 
Processor 1 received message on Ynet_B: 
Processor 2 received message on Ynet_B: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 3 received message on Ynet_B: 
Processor 4 received message on Ynet_B: 
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ALL PROCESSORS qECEIVE 1ST PACKET 
SENT FROM PRCCESSOR 1 [abed) 
--------------------------------------~----~---1st word C: a J 
-----------------------------------------------Processor 1. receivad mes sa·ge on Ynet_A: a 
?rocessor 2 received message on Ynet A: s 
Processor 1 received message on Ynet_e: a 
Processor 2 received message on Ynet_B: a 
Processor 3 received message on Ynet._A: a 
Processor 4 received message on Ynet A: a 
Processor 3 received message on Ynet 
-
B: a 
Processor 4 received message on Ynet_B: a 
-----------------------------------------------2nd word ( bJ 
---------------------------------~-~-----------Processor 1 recaived message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 1 received message on Ynet_B: b 
Processor 2 received message on ,.Ynet_B: b 
Processor 3 received message on Ynet A. 
- . 
b 
Processor 4 received message on Ynet_A: b 
Processor 3 received message on Ynet_s: b 
Processor 4 received message on Ynet_B: b 
B YNET SHUTTING DOWN 
3rd word (cJ 
------------------------------------~-~--------Processor 1 received mes~age on Ynet 
-
A: c 
Processor 2 received message on Ynet_A: c 
Processor 3 received message on Ynet_A: c 
Processor 4 received message on Ynet 
-
A: c 
--------------------------~~------~----------~-4th word [d] 
----~-------------------------------~----------Processor 1 received messaqe on Ynet_A: d 
Processor 2 received message on Ynet 
-
A: d 
Processor 3 received message on Ynet A: d 
Processor 4 received message on Ynet_A: d 
-----------------------------------------------
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 1 received message on Yn9t_A: 
Processor 2 received message on Ynet_A: 
?rocessor 3 received message on Ynet_A: 
Processor 4 received message on Ynet A: 
Processor 1 received message on Ynet_A: 
Processor 2 r~ceived message on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
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------~-----------------------------------------ALL P?.OCESSORS RECEIVE 2NO ?ACKET 
SENT FROM PROCESSOR 1 (iijjiJ 
-------------1;t-;~~ci-[ij ______________________ _ 
----------------------------------~-------------Processor 1 received message on Ynet_A: i 
Processor 2 received message on Ynet 
-
A: i 
Processor 3 received message on Ynet .. A: i 
Processor 4 received message on Ynet A· 
- . 
i 
2nd word· (i] 
--------------------------------- ------------ ... --·· Processor 1 received message on Ynet A: i 
Processor 2 received message on Y net A. 
- . 
i 
Processor 3 received message on Ynet 
-
A: i 
Processor 4 received message on Ynet A. 
- . 
i 
3rd word (j]-
Processor 1 received message on Ynet_A: j 
Proc~ssor 2 received message on Ynet_A: j 
Processor 3 received message on Ynet 
-
A: j 
Processor 4 received message on Ynet_A: j 
--------------------------------~---------------4th word [j] 
Processor 1 received message on Ynet_A: j 
Processor 2 received message on Ynet_A: j 
Processor 3 received message on Ynet_A: j 
Processor 4 received message on Ynet A. 
- . 
j 
~-----------------------------~----------------- · 5th word [i] 
------------------------------------------------Processor 1 r.aceived messaf;e on Ynet A: i 
-Processor 2 received message on Ynet_ A. : i 
Processor 3 received message on Ynet_A: i 
Processor 4 received message on Ynet_A: i 
----------------------------------------------~-
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
----------------------~-------------------------Processor 1 r&ceived message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 received message on Ynet_A~ 
Processor 4 received message on Ynet_A: 
Processor 1 receiv~d message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 1 received messag~ on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 r~ceived message on Ynet_A: 
ALL PROCESSORS REC=IVE 2NO eACKET 
SENT FROM PROCESSOR 2 [jjjljkk] 
1st word (jJ 
------------------------------------------------Processor 1 received message on Ynet_A: j 
Processor 2 received message on Ynet_ A: j 
Processor 3 received message on Ynet_A: j 
Processor 4 received message on Ynet_A: j 
2nd word (j] 
-----------------~--------------------~---------Processor 1 received message on Ynet_A: j 
Processor 2 recetved message on Ynet_A: j 
Processor 3 received message on Ynet_A: j 
Processor 4 received m~ssage on Ynet_A: j 
------~------~-------~----------~---------------
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3rd word (jJ 
---------------------------------------~-~---------Processor 1 received message on Ynet A. 
- . 
j 
Processor 2 received message on Y net A • 
- . 
j 
Processor 3 received message on Ynet A. 
- . 
j 
Processor 4 received message on Ynet A· 
- . 
j 
4th word ClJ 
-------~----------------------~---------------~----Processor 1 received message on Ynet 
-
A: l 
Processor 2 received message on Ynet 
-
A: 1 
Processor 3 received message on Ynet_A: 1 
Processor 4 received message on Ynet A • 
- . 
l 
5th UJord [j] 
-----------------------------------------~--------- ~ Processor 1 received message on Ynet_A: j 
Processor 2 received message on Ynet_A: j 
Processor 3 received ·message on Yn et 
-
A: j 
Processor 4 received message on Ynet_A: j 
6th 'JIOrd (k] 
Processor 1 reci!ived message on Ynet_A: k 
?rocessor 2 received message on Ynet_A: k 
Processor 3 received message on Ynet_ A: k 
Processor 4 receivad message on Yn~t A· 
- . 
k 
7th word [k] 
-------~---------------------------------~~--------Processor 1 received m_essage on Ynet_A: k 
Processor ·2 received message on Ynet_A: k 
Processor 3 r~ceived messag.a on Ynet A: k 
-Pr.ocessor 4 received message on Ynet_A: k 
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All PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 1 
Processor 2 
received message on Ynet_A: 
received messag~ on Ynet_A: 
received message on Ynet_A: 
received messoge on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
recaived message on Ynet_~: 
received message on Ynet_A: 
received message on Ynet_A: 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
Processor 
3 
4 
1 
2 
3 
4 
1 
2 r~ceived message on Ynet A: 
3 received message on Ynet_A: 
4 received message on Ynet_A: 
ALL PROCESSORS RECEIVE 3RD PACKET 
SENT FROM PROCESSOR 2 [abbb) 
1st word (a] 
------------------------------~-~---------------· Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
2nd word [b] 
------------------------------------------------Processor 1 received message on Ynet A: b 
-Processor 2 received message on Ynet_A: b 
Processor 3 received message on Ynet 
-
A: b 
Processor 4 received message on Ynet_A: b 
3rd word (b] 
Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 3 received message on Ynet_A: b 
Processor 4 received message on Ynet_A: · b 
--------~---------------------------------------4th u:ord (b] 
~~---~----~-~-~-----~-~-----~------~---~~~~-~~~- · Processor 1 received message on Ynet_A: b 
Processor 2 received message on Ynet_A: b 
Processor 3 received message on Ynet_A: b 
Processor 4 received message on Yne1:_A: b 
----------------~-------------------------------
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-----------------------------------------------ALL PROCESSORS REC=IVE IDLE FOR 3 CYCL~S 
-~--------------------------~------------------Processor 1 rec~ived message on Ynet_A: 
Processor 2 received message on Ynet A. 
- . 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet_A: 
Processor 1 received message on Ynet A. 
- . 
Processor 2 received m.es sage on Ynet .A: 
-Processor 3 received message on Ynet 
-
A: 
Processor 4 received message on Ynet A: 
-Processor 1 received message on Ynet A: 
-Processor 2 received message on Ynet A. 
- . Processor 3 r~ceived message on Ynet A· 
- . Processor 4 received message on Ynet_A: 
ALL PROCESSORS RECEIVE 2ND PACKET 
SENT FROM PROCESSOR 3 (kjklJ 
1st word (k] 
-------------------------------------~---------orocessor 1 received message on Ynet A: k 
-Processor 2 received message on Ynet_A: k 
Processor 3 received message on Ynet A: k 
-Processor 4 received message on Ynet_A: k 
---------~------------------------------------~ 2nd word [j] 
-------------------------------~---------------Processor 1 received mes saga on Ynet_A: j 
?rocessor 2 received message on Ynet_A: j 
Processor 3 received message on Ynet_A: j 
Processor 4 received message on Ynet_A: j 
-----------------------------------------------3rd word [kJ 
---------------------------------~---~---------Processor 1 received message on Ynet A: k 
-Processor 2 received message on Ynet A: k 
-Processor 3 received message on Ynet_A: k 
Processor 4 received message on Ynet_A: k 
--------------------------------------~--------. . 4th word ClJ 
-----------------------------------------------Processor 1 received mE?ssa9e 0,, Yn.at_A: l 
Processor 2 received message on Ynet A: l 
-Processor 3 received :nessage on Ynet_A: l 
Processor 4 received message on Ynet_A: 1 
----~------------------------------------~-----
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-------------------------------------------------ALL PROCESSORS RECE!VE IDLE FOR 3 CYCLES 
---------------------~---------------------------Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
received m~ssage on Ynet_A: 
received message o~ Ynet_A: 
received message on Ynet_A: 
r~ceived message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
-----------------------~-------------------------ALL PROCESSORS RECEIVE 3RO PACKET 
SENi FROM PROCESSOR 3 (aeimJ 
1st word (a] 
-------------------------------------------------Processor 1 received message on Ynet_A: a 
Processor 2 received message on Ynet_A: a 
Processor ., received messagt- on Ynet_A: a ..) 
Processor 4 received me3sage on Ynet_A: a 
2nd word (eJ 
Processor 1 received message on Yne1:_A: e 
Processor 2 received message on Ynet_A: e 
Processor 3 received message on Ynet_A: e 
Processor 4 received message on Ynet_A: e 
----------------------------------------------~--3rd word [ iJ 
Processor 1 received . message on Ynet A: i 
-Processor 2 received message on Ynet_A: i 
Processor 3 received message on Ynet_A: i 
Processor 4 receiv·ed message on Ynet_A: i 
----~------------------~--------~---~---~-~-~---~ 4th word CmJ 
----------~-------~------------~-------~-~---~---Processor 1 received message on Ynet_A: m 
Processor 2 received message on Ynet_A: m 
Processor 3 r~ceived message on Ynet_A: m 
Processor 4 received message on Ynet_A: m 
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ALL PROCESSORS RECEIVE IDLE FOR 3 CYCLES 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
Processor 1 
Processor 2 
Processor 3 
Processor 4 
received message on Ynet_A: 
received message o~ Ynet_A: 
received message on Ynet A: 
received message on Ynet_A: 
received message on Ynet_A: 
received. message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
received message on Ynet_A: 
ALL PROCESSORS RECEIVE 2ND PACKET 
SENT FROM PROCESSOR 4 (lpt] 
1st word L:lJ 
-------------------------------------------------Processor 1 received message on Ynet_A: 1 
Processor 2 received message on Ynet_A: 1 
Processor 3 received message on Ynet_A: 1 
Processor 4 received message on Ynet A: 1 
-
2nd word (p] 
Processor 1 recaived mes sag~ on Ynet_ A: p 
Processor 2 received message on Ynet A· 
- . 
p 
Processor 3 received message on Ynet_A: p 
Processor 4 received message on Yne1: 
-
A: p 
-------------------------------------~----------~ 3rd word [tJ 
-------------~---------------~-------~----------~ Processor 1 received message on Ynet_ A : t 
Processor 2 received message on Ynet 
-
A: t 
Processor "'? received message on .Yne"t A: t ~ 
Processor 4 received message on Ynet_ A: t 
-------------------------------------------------
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--------------------------------------------------ALL PROCESSORS R:CE!VE IDLE FOR 3 CYCLES 
--------------------------------------------------Processor 1 received message on Ynet_A: 
Processor 1 received me3sage on Ynet A • 
- . 
Processor 2 rEceiv.:!d message on Y n e.t_ A: 
Processor 3 received message on Ynet A. 
- . 
Processor 4 received message on Ynet_A: 
Processor 1 received :nessage on Yne t __ A: 
Processor 2 received message on Ynet 
-
A: 
Processor 3 received message on Ynet 
-
A: 
Processor 4 received message on Ynet_A: 
Processor 1 received message on Ynet A • 
- . 
Processor 2 received message on Ynet ·' . -~· 
Processor 3 received message on Ynet A • 
- . 
Processor 4 received message on Ynet A. 
- . 
-~------------------------------------------------
ALL PROCESSORS R~CEIVE 3RO PACKET 
SENT FKOM PROCESSCR 1 [nnmmJ 
1st word (nJ 
--------------------------------------------------· ?rocessor 1 received message on Ynet_ A: n 
Processor 2 received message on Yn et A: n 
-Processor 3 received message on Ynet_A: n 
Processor 4 received message on Ynet_A: n 
2nd word (nJ 
Processor 1 receivad message on Ynet A • 
- . 
n 
Processor 2 received message on Ynet 
-
A : n 
Processor 3 receivaJ m~ssage on Yn.et_A: n 
Processor 4 received message on Ynet 
-
A : n 
-----~--------------------~--------~----~-~-------3 rd u1 o r d ( m J 
Processor 1 received message on Ynet A· 
- . 
m 
Processor 2 received message on Ynet_A: m 
Processor 3 receivea message on Ynet A : m 
P roce.s sor 4 re~eived messa~e on Yn@t 4: . m 
-~~-~~--~-----------~~-~---~--~--~-~~-----~~------4th word [m] 
--------------------------------------------------Processor 1 rec.e i ved message on Ynet_.~: m 
Processor 2 received :nessage on Ynet A : m 
-Processor 3 received message on Ynet_A: m 
?rocessor 4 received message on Ynet_ A: m 
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-------------------------------------------------ALL PROCESSORS RECEIV~ IDLE FOR 3 CYCLES 
--------------------------~------------~---------Processor 1 received messagw: on . Yn~t A : 
-Processor ., received message on Ynet A: ~ 
-Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet A. 
- . 
Processor 1 received messa9e on Ynet 
-
A: 
Proces$or 2 received message ·on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet A. 
- . 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet A. 
- . 
Processor 3 receive-d message on Ynet_A: 
Processor 4 received message on Ynet A. 
- . 
ALL PROCESSORS RECEIVE 3RD PACKET 
SENT FROM PROC~SSOR 4 (xbf jna] 
1st ~ord (x] 
--------------------------------------~---------Processor 1 received message on Ynet A: x 
-Processor 2 received message on Ynet_A: x 
?rocessor 3 received message on Ynet_A: x 
Processor 4 received message on Ynet_A: x 
2nd word (b] 
Procassor 1 r~ceived message on Ynet_ A: b 
Processor 2 received message on Ynet A : b 
-Processor 3 received messe:tge on Ynet_A: b 
Proce$SOr 4 received message on 'fnet_A: b 
--------------------------------~----------------3rd word (f] 
----------------------------------~-------------- · Processor .1 r&ceived message on Ynet A: f 
-Processor 2 received messag~ on Ynet A: f 
-Processor 3 received message on Ynet_A: f 
Processor 4 received message on Ynet A : f 
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4th word (j] 
------------------------------------------------Processor 1 received message on Ynet_A: j 
Processor 2 received message on Ynet A: j 
Processor 3 r.?ceived message on Ync?t_A: j 
Processor 4 received message on Ynet A· 
- . 
j 
5th !.l!ord [n] 
-----------------------~------------------------ · ProcP.ssor 1 received message on Ynet_A: n · 
Processor 2 received message on Ynet A. 
- . 
n 
?rocessor 3 received message on Ynet_A: n 
Processor 4 received message on Ynet_A: n 
6th word (a) 
------------------------------------------------· Processor 1 received message on Ynet_A: a 
Procassor 2 received message on Ynet A• 
- . 
a 
Processor 3 received message on Ynet_A: a 
Processor 4 received message on Ynet_A: a 
ALL PROCESSORS RECEIVE IDLE FOR 2 CYCLES 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 received message on Ynet_A: 
Processor 4 received message on Ynet A: 
Processor 1 received message on Ynet_A: 
Processor 2 received message on Ynet_A: 
Processor 3 receivad message on Ynet_A: 
Processor 4 received message on Ynet A: 
-----------------------------------~------------MAIN IS EXITED -- ALL PACK=rs PROCESSED 
------------------------------------------------Exiting il'ain 
APPENDIX E 
LETTER OF CONSENT FOR 
TERADATA MATERIALS REPRODUCTION 
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November 3, 1987 
Ms. Julie Le Blanc 
1411 Suzanne Way 
Longwood, Florida 32779 
Dear Ms. Le Blanc: 
TERADATA CORrORATION 
1.!9-45 JLrffR<.O '- llOl ll\ ·\1-:D 
LOS ·\ '-Cll lS . C \ 'JOOf•I-. 
t21JI tl2~- H ; ~ ~ 
Subject: Your research regarding Teradata 
Corporation's DBC/1012 Data Base Computer 
Please accept this letter as evidence of our 
permission to use figures from any of our publications 
or documents, including the U.S. Patents, in your 
research report. The only condition attendant with 
this permission is that you give Teradata Corporation 
the proper acknowledgment. 
Best wishes for the successful completion of your 
paper. 
Sincerely, 
//l /#· ,,,. j;·· )) / 
,{lt /?i lfl} / J • cu u-r' 
Dr. Philip M. Neches 
Vice President 
Chief Scientist 
PMN:JF 
lJS-1103 
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